SEL-411L

Advanced Line Differential Protection, Automation, and Control System

Instruction Manual



20200617

SEL SCHWEITZER ENGINEERING LABORATORIES

© 2016–2020 by Schweitzer Engineering Laboratories, Inc. All rights reserved.

All brand or product names appearing in this document are the trademark or registered trademark of their respective holders. No SEL trademarks may be used without written permission. SEL products appearing in this document may be covered by U.S. and Foreign patents.

Schweitzer Engineering Laboratories, Inc. reserves all rights and benefits afforded under federal and international copyright and patent laws in its products, including without limitation software, firmware, and documentation.

The information in this document is provided for informational use only and is subject to change without notice. Schweitzer Engineering Laboratories, Inc. has approved only the English language document.

This product is covered by the standard SEL 10-year warranty. For warranty details, visit selinc.com or contact your customer service representative.

PM411L-02

Table of Contents

List of Tables v

List of Figures xi

Preface xix

Manual Overview xix
Safety Information xxii
General Information xxiv

Section 1: Introduction and Specifications

Features 1.2
Models and Options 1.5
Applications 1.9
Product Characteristics 1.12
Specifications 1.14

Section 2: Installation

Shared Configuration Attributes 2.1
Plug-In Boards 2.10
Jumpers 2.12
Relay Placement 2.21
Connection 2.22
AC/DC Connection Diagrams 2.40

Section 3: Testing

Test Precautions 3.1
Test Mode 3.2
Low-Level Test Interface 3.4
Relay Test Connections 3.6
Checking Relay Operation 3.9
Technical Support 3.33

Section 4: Front-Panel Operations

Front-Panel LCD Default Displays 4.1
Front-Panel Menus and Screens 4.3
Target LEDs 4.11
Front-Panel Operator Control Pushbuttons 4.14
One-Line Diagrams 4.17

Section 5: Protection Functions

87L Theory of Operation 5.2
87L Differential Elements 5.29
87L Communication and Timing 5.100
87L Channel Configuration, Alarming, and Logic 5.117
CT Selection Procedure 5.139
Current and Voltage Source Selection 5.144
Inverting Polarity of Current and Voltage Inputs 5.157
Polarizing Quantity for Distance Element Calculations 5.157
Frequency Estimation 5.158
Time-Error Calculation 5.160
Fault Location 5.162
Open-Phase Detection Logic 5.173
Pole-Open Logic 5.173
Loss-of-Potential Logic 5.176

Fault-Type Identification Selection Logic 5.180
Ground Directional Element 5.181
Phase and Negative-Sequence Directional Elements 5.192
CVT Transient Detection 5.193
Series-Compensation Line Logic 5.194
Load-Encroachment Logic 5.195
Out-of-Step Logic (Conventional) 5.196
Out-of-Step Logic (Zero Settings) 5.202
Mho Ground-Distance Elements 5.219
Quadrilateral Ground-Distance Elements 5.223
Mho Phase-Distance Elements 5.229
Quadrilateral Phase-Distance Elements 5.233
Directionality 5.241
Zone Time Delay 5.242
Instantaneous Line Overcurrent Elements 5.244
High-Speed Directional Overcurrent Elements 5.248
Selectable Time-Overcurrent Elements (51) 5.250
Over- and Undervoltage Elements 5.257
Over- and Underpower Elements 5.261
IEC Thermal Elements 5.265
Switch-Onto-Fault Logic 5.271
Communications-Assisted Tripping Logic 5.273
Directional Comparison Blocking Scheme 5.274
Permissive Overreaching Transfer Tripping Scheme 5.277
Directional Comparison Unblocking Scheme Logic 5.285
Trip Logic 5.289
Breaker Failure Open-Phase Detection Logic 5.299
Circuit Breaker Failure Protection 5.300
Over- and Underfrequency Elements 5.311
Undervoltage Supervision Logic 5.312
Synchronism Check 5.315

Section 6: Protection Application Examples

Two-Terminal 500 kV Line Differential Example 6.1
Three-Terminal 345 kV Line Differential Example 6.19

Section 7: Metering, Monitoring, and Reporting

Metering 7.1
Circuit Breaker Monitor 7.9
Station DC Battery System Monitor 7.10
87L Communications Monitor 7.10
Reporting 7.23

Section 8: Settings

Alias Settings 8.2
Global Settings 8.2
Port 87 Settings 8.10
Breaker Monitor Settings 8.12
Group Settings 8.14
Protection Freeform SELOGIC Control Equations 8.44
Automation Freeform SELOGIC Control Equations 8.44
Output Settings 8.44
Front-Panel Settings 8.45
Report Settings 8.48
Port Settings 8.48
DNP3 Settings—Custom Maps 8.48
Bay Settings 8.48
Notes Settings 8.50

Section 9: ASCII Command Reference
Description of Commands 9.1

Section 10: Communications Interfaces
Ethernet Communication 10.1
Virtual File Interface 10.1
Communications Database 10.2
DNP3 Communication 10.10
IEC 61850 Communication 10.23
Synchrophasors 10.38

Section 11: Relay Word Bits
Alphabetical List 11.1
Row List 11.42

Section 12: Analog Quantities

Appendix A: Firmware, ICD File, and Manual Versions
Firmware A.1
SELBOOT A.14
ICD File A.15
Instruction Manual A.16

SEL-411L Relay Command Summary

This page intentionally left blank

List of Tables

Table 1.1 Communications Cards Options (Excluding EIA-232 Card) 1.7
Table 1.2 Application Highlights 1.11
Table 1.3 SEL-411L Relay Characteristics 1.12
Table 2.1 Required Settings for Use With AC Control Signals 2.5
Table 2.2 I/O Interface Boards Control Inputs 2.11
Table 2.3 I/O Interface Boards Control Outputs 2.12
Table 2.4 Main Board Jumpers 2.13
Table 2.5 Serial Port Jumpers 2.15
Table 2.6 I/O Board Jumpers 2.21
Table 2.7 Fuse Requirements for the Power Supply 2.30
Table 2.8 Communications Options 2.34
Table 2.9 Current Differential Communications Interface Options 2.36
Table 3.1 Test Mode Output Supervision Under Default Settings 3.2
Table 3.2 UUT Database Entries for SEL-5401 Relay Test System Software—5 A Relay 3.5
Table 3.3 UUT Database Entries for SEL-5401 Relay Test System Software—1 A Relay 3.5
Table 3.4 CT Ratios for the W and X Current Inputs of Relay 1 and Relay 2 ..... 3.10
Table 3.5 Tap Values of the Four Terminals 3.10
Table 4.1 Metering Screens Enable Settings 4.1
Table 4.2 Front-Panel Target LEDs 4.11
Table 4.3 TIME Target LED Trigger Elements—Factory Defaults 4.12
Table 4.4 Operator Control Pushbuttons and LEDs—Factory Defaults 4.14
Table 5.1 87L Current Input Configuration Relay Word Bits 5.31
Table 5.2 87LP Phase Differential Elements Analog Quantities 5.33
Table 5.3 87LP Phase Differential Elements Relay Word Bits 5.36
Table 5.4 87LQ Negative-Sequence Differential Element Analog Quantities 5.37
Table 5.5 87LQ Negative-Sequence Differential Element Relay Word Bits 5.39
Table 5.6 87LG Zero-Sequence Differential Element Settings 5.39
Table 5.7 87LG Zero-Sequence Differential Element Relay Word Bits 5.42
Table 5.8 51S Operating Quantities Related to the Differential Current 5.43
Table 5.9 Stub Bus Relay Word Bit 5.45
Table 5.10 87DTT Direct Transfer Tripping Relay Word Bits 5.47
Table 5.11 87L User-Programmable Communications Bits (Serial Channels) Relay Word Bits 5.49
Table 5.12 87L User-Programmable Communications Bits (Ethernet) Relay Word Bits 5.50
Table 5.13 External Fault Detection Relay Word Bits 5.58
Table 5.14 Adaptive Threshold Limits in the Adaptive Disturbance Detection Algorithm 5.63
Table 5.15 External Fault Detection Relay Word Bits 5.63
Table 5.16 Extended Security Alpha Plane Switchover Logic Relay Word Bits 5.65
Table 5.17 Open CT Logic Relay Word Bits 5.69
Table 5.18 Line Charging Current Compensation Relay Word Bits 5.73
Table 5.19 Transformer Winding Compensation Matrices 5.81
Table 5.20 Analog Quantities Related to Harmonic Blocking and Restraining 5.84
Table 5.21 87L Relay Word Bits Related to Harmonic Blocking and Restraining 5.87
Table 5.22 87LP Phase Differential Analog Quantities Specific To Applications With In-Line Transformers 5.90
Table 5.23 87L Relay Word Bits Related Unrestrained 87LP Operation 5.90
Table 5.24 87L Watchdog Relay Word Bits 5.97
Table 5.25 Current Line Differential Elements Operating Times (Cycles)—Serial Communication 5.97
Table 5.26 Current Line Differential Operating Times (Cycles)—Ethernet Communication 5.99
Table 5.27 87L Serial Interface Options 5.101
Table 5.28 Enable 87L Channel Settings 5.103
Table 5.29 EIA-422 Configuration Settings and Cables 5.105
Table 5.30 SEL-3094 Settings 5.106
Table 5.31 CCITT G.703 Cables 5.106

Table 5.32 Ethernet Interface Options 5.110
Table 5.33 Impact of Network Performance on 87L Protection 5.117
Table 5.34 87L Blocking Relay Word Bits 5.119
Table 5.35 Active 87L Channels as Determined by the Relay Part Number and the E87CH and 87PCH Settings 5.120
Table 5.36 Active and Required Channel Relay Word Bits 5.122
Table 5.37 Clock Offset Calculation Quality Relay Word Bits 5.124
Table 5.38 87L Absolute Time Quality Relay Word Bit 5.125
Table 5.39 Channel Synchronization Method Relay Word Bits 5.128
Table 5.40 Hot Channel Standby Logic Relay Word Bits 5.131
Table 5.41 Summary of Time Fallback Modes 5.132
Table 5.42 Merits of Time Fallback Modes Depending on the E87CH Application Setting 5.132
Table 5.43 Time Fallback Mode Relay Word Bits 5.137
Table 5.44 87L Status Relay Word Bits 5.139
Table 5.45 Available Current Source Selection Settings Combinations 5.146
Table 5.46 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2 ..... 5.147
Table 5.47 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2 ..... 5.147
Table 5.48 Available Voltage Source-Selection Setting Combinations 5.149
Table 5.49 ESS := N, Current and Voltage Source Selection 5.150
Table 5.50 ESS := 1, Current and Voltage Source Selection 5.151
Table 5.51 ESS := 2, Current and Voltage Source Selection 5.152
Table 5.52 ESS := 3, Current and Voltage Source Selection 5.152
Table 5.53 ESS := 4, Current and Voltage Source Selection 5.153
Table 5.54 ESS := Y, Tapped Line Source Selection 5.155
Table 5.55 ESS := Y, Current Polarizing Source 5.156
Table 5.56 Inverting Polarity Setting 5.157
Table 5.57 Frequency Measurement and Frequency Tracking Ranges 5.159
Table 5.58 Voltage and Breaker Pole Correlation 5.159
Table 5.59 Frequency Estimation Outputs 5.160
Table 5.60 Time-Error Calculation Inputs and Outputs 5.160
Table 5.61 Traveling-Wave Relay Word Bits 5.163
Table 5.62 Fault Location Triggering Elements 5.170
Table 5.63 Fault Type 5.171
Table 5.64 Fault Location Relay Word Bit 5.172
Table 5.65 Open-Phase Detection Relay Word Bits 5.173
Table 5.66 Pole-Open Logic Settings 5.173
Table 5.67 EPO Setting Selections 5.174
Table 5.68 Pole-Open Logic Relay Word Bits 5.174
Table 5.69 LOP Logic Relay Word Bits 5.177
Table 5.70 FIDS Relay Word Bits 5.180
Table 5.71 Ground Directional Element Settings AUTO Calculations 5.182
Table 5.72 Ground Directional Element Preferred Settings 5.182
Table 5.73 Ground Directional Element Enables 5.184
Table 5.74 Ground Directional Element Relay Word Bits 5.186
Table 5.75 Reference Table for *Figure 5.120–Figure 5.122* 5.189
Table 5.76 Vector Definitions for *Equation 5.75–Equation 5.87* 5.190
Table 5.77 Phase and Negative-Sequence Directional Elements Relay Word Bits 5.192
Table 5.78 CVT Transient Detection Logic Relay Word Bit 5.194
Table 5.79 Load-Encroachment Logic Relay Word Bits 5.196
Table 5.80 OOS Logic Relay Settings 5.198
Table 5.81 OOS Logic Relay Word Bits 5.198
Table 5.82 Out-of-Step Logic (Zero Settings) Relay Word Bits 5.202
Table 5.83 Input/Output Combinations of the Pole-Open OOS Blocking Logic 5.213
Table 5.84 Mho Ground-Distance Elements Relay Word Bits 5.220
Table 5.85 Differences Between the Quadrilateral Ground-Distance Resistance Elements 5.225
Table 5.86 Quadrilateral Ground-Distance Elements Relay Word Bits 5.225

Table 5.87 Mho Phase-Distance Elements Relay Word Bits 5.230
Table 5.88 High-Speed and Standard Distance Element Directional Setting Summary 5.234
Table 5.89 Quadrilateral Phase-Distance Elements Relay Word Bits 5.238
Table 5.90 Zone Time Delay Relay Word Bits 5.242
Table 5.91 Phase Instantaneous/Definite-Time Line Overcurrent Relay Word Bits 5.244
Table 5.92 Negative-Sequence Instantaneous/Definite-Time Line Overcurrent Relay Word Bits 5.244
Table 5.93 Residual Ground Instantaneous/Definite-Time Line Overcurrent Relay Word Bits 5.245
Table 5.94 High-Speed Directional Phase Overcurrent Relay Word Bits 5.249
Table 5.95 High-Speed Directional Ground Overcurrent Element Settings 5.249
Table 5.96 High-Speed Directional Phase-to-Phase Overcurrent Relay Word Bits 5.249
Table 5.97 High-Speed Directional Phase Overcurrent Element Settings 5.249
Table 5.98 U.S. Time-Overcurrent Equations 5.250
Table 5.99 IEC Time-Overcurrent Equations 5.250
Table 5.100 Time-Overcurrent Operating Quantity List 5.255
Table 5.101 Undervoltage Operating Quantity List 5.259
Table 5.102 Overvoltage Operating Quantity List 5.260
Table 5.103 Power Element Operating Quantities (Secondary Values) 5.261
Table 5.104 SOTF Relay Word Bit 5.272
Table 5.105 DCB Relay Word Bits 5.277
Table 5.106 POTT Relay Word Bits 5.281
Table 5.107 DCUB Relay Word Bits 5.287
Table 5.108 Setting TULO Unlatch Trip Options 5.291
Table 5.109 Trip Logic Relay Word Bits 5.296
Table 5.110 Circuit Breaker Failure Relay Word Bits 5.310
Table 5.111 Summary of the Valpha and 81UVSP Calculations 5.314
Table 5.112 Synchronism-Check Relay Word Bits 5.319
Table 5.113 ALTP*n*1 and ALTP*n*2 Settings and Active Synchronism Polarizing Voltage 5.333
Table 6.1 System Data—500 kV Overhead Transmission Line and CT/PT Ratios 6.2
Table 6.2 Secondary Values 6.2
Table 6.3 System Data—345 kV Overhead Transmission Line 6.19
Table 6.4 Secondary Impedances 6.20
Table 7.1 MET Command 7.2
Table 7.2 Instantaneous Metering Quantities—Voltages, Currents, Frequency 7.3
Table 7.3 Instantaneous Metering Quantities—Power 7.4
Table 7.4 Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers 7.5
Table 7.5 Demand and Peak Demand Metering Quantities—(LINE) 7.6
Table 7.6 Energy Metering Quantities—(LINE) 7.6
Table 7.7 Differential Metering Quantities 7.9
Table 7.8 87L Channel Alarm Settings 7.10
Table 7.9 87L Channel Alarm Relay Word Bits 7.15
Table 7.10 87L Channel-Monitoring Analog Quantities 7.16
Table 7.11 COM87L Report Data Items 7.18
Table 7.12 87L Channel Recorder Settings 7.23
Table 7.13 Event Report Nonvolatile Storage Capability When ERDIG = S 7.25
Table 7.14 Event Report Nonvolatile Storage Capability When ERDIG = A 7.25
Table 7.15 Event Report Metered Analog Quantities 7.30
Table 7.16 87L Event Report Analog Quantities 7.31
Table 7.17 Event Types 7.36
Table 8.1 Default Alias Settings 8.2
Table 8.2 Global Settings Categories 8.2
Table 8.3 General Global Settings 8.3
Table 8.4 Global Enables 8.3
Table 8.5 Station DC1 Monitor (and Station DC2 Monitor) 8.4
Table 8.6 Control Inputs 8.4
Table 8.7 Interface Board #1 Control Inputs 8.4
Table 8.8 Interface Board #2 Control Inputs 8.4
Table 8.9 Interface Board #3 Control Inputs 8.5
Table 8.10 Settings Group Selection 8.5

Table 8.11 Frequency Estimation 8.5
Table 8.12 Time-Error Calculation 8.6
Table 8.13 Current and Voltage Source Selection 8.6
Table 8.14 Synchronized Phasor Configuration Settings 8.7
Table 8.15 Phasors Included in the Data 8.7
Table 8.16 Synchronized Phasor Configuration Settings Part 2 ....8.8
Table 8.17 Synchronized Phasor Recorder Settings 8.9
Table 8.18 Synchronized Phasor Real-Time Control Settings 8.9
Table 8.19 Time and Date Management 8.9
Table 8.20 Data Reset Control 8.9
Table 8.21 DNP3 ....8.10
Table 8.22 Open Phase Logic 8.10
Table 8.23 Port 87 Settings Categories 8.10
Table 8.24 87 Channel Enable Settings 8.10
Table 8.25 87 Channel Configuration 8.10
Table 8.26 87 Channel-Monitoring Settings 8.11
Table 8.27 87L Communications Bits Debounce Time Delay 8.11
Table 8.28 Breaker Monitor Settings Categories 8.12
Table 8.29 Enables 8.12
Table 8.30 Breaker 1 Inputs 8.12
Table 8.31 Breaker 2 Inputs 8.13
Table 8.32 Breaker 1 Monitor (and Breaker 2 Monitor) 8.13
Table 8.33 Breaker 1 Contact Wear (and Breaker 2 Contact Wear) 8.13
Table 8.34 Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time) 8.13
Table 8.35 Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time) 8.14
Table 8.36 Breaker 1 Pole Scatter and Pole Discrepancy (and Breaker 2 Pole Scatter and Pole Discrepancy) 8.14
Table 8.37 Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed) 8.14
Table 8.38 Breaker 1 Motor Running Time (and Breaker 2 Motor Running Time) 8.14
Table 8.39 Breaker 1 Current Interrupted (and Breaker 2 Current Interrupted) 8.14
Table 8.40 Group Settings Categories 8.14
Table 8.41 Line Configuration 8.16
Table 8.42 Relay Configuration 8.17
Table 8.43 87 Current Differential Element Settings 8.18
Table 8.44 87 In-Line Transformer Settings 8.19
Table 8.45 87 Line Charging Current Compensation Settings 8.20
Table 8.46 87 Open CT Detection Logic Settings 8.20
Table 8.47 87L Port Settings 8.20
Table 8.48 Mho Phase-Distance Element Reach 8.21
Table 8.49 Mho Phase-Distance Element Torque Control 8.21
Table 8.50 Quadrilateral Phase-Distance Element Reach 8.21
Table 8.51 Quadrilateral Phase-Distance Element Torque Control 8.22
Table 8.52 Phase-Distance Element Time Delay 8.22
Table 8.53 Mho Ground-Distance Element Reach 8.23
Table 8.54 Mho Ground-Distance Torque Control 8.23
Table 8.55 Quad Ground-Distance Element Reach 8.23
Table 8.56 Quad Ground-Distance Element Torque Control 8.24
Table 8.57 Zero-Sequence Compensation Factor 8.25
Table 8.58 Ground-Distance Element Time Delay 8.25
Table 8.59 Series Compensation 8.25
Table 8.60 Distance Element Common Time Delay 8.25
Table 8.61 Switch-Onto-Fault Scheme 8.26
Table 8.62 Out-of-Step Tripping/Blocking 8.26
Table 8.63 Load Encroachment 8.27
Table 8.64 Over Power Elements 8.27
Table 8.65 Under Power Elements 8.28
Table 8.66 Phase Instantaneous Overcurrent Pickup 8.29
Table 8.67 Phase Definite-Time Overcurrent Time Delay 8.29

Table 8.68 Phase Instantaneous Definite-Time Overcurrent Torque Control 8.29
Table 8.69 Residual Ground Instantaneous Overcurrent Pickup 8.29
Table 8.70 Residual Ground Definite-Time Overcurrent Time Delay 8.30
Table 8.71 Residual Ground Instantaneous Definite-Time Overcurrent Torque Control 8.30
Table 8.72 Negative-Sequence Instantaneous Overcurrent Pickup 8.30
Table 8.73 Negative-Sequence Definite-Time Overcurrent Time Delay 8.31
Table 8.74 Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control 8.31
Table 8.75 High-Speed Instantaneous Directional Overcurrent 8.31
Table 8.76 Inverse Time-Overcurrent Elements 8.31
Table 8.77 81 Elements 8.31
Table 8.78 Undervoltage (27) Element *e* 8.32
Table 8.79 Overvoltage (59) Element 8.32
Table 8.80 Zone/Level Direction 8.32
Table 8.81 Directional Control Element 8.32
Table 8.82 IEC Thermal (49) Elements 1–3 ....8.33
Table 8.83 Thermal Ambient Compensation 8.34
Table 8.84 Pole-Open Detection 8.34
Table 8.85 POTT Trip Scheme 8.34
Table 8.86 DCUB Trip Scheme 8.35
Table 8.87 DCB Trip Scheme 8.35
Table 8.88 Breaker 1 Failure Logic (and Breaker 2 Failure Logic) 8.35
Table 8.89 Synchronism-Check Element Reference 8.37
Table 8.90 Breaker 1 Synchronism Check 8.37
Table 8.91 Breaker 2 Synchronism Check 8.38
Table 8.92 Recloser and Manual Closing 8.39
Table 8.93 Single-Pole Reclose Settings 8.40
Table 8.94 Three-Pole Reclose Settings 8.40
Table 8.95 Voltage Elements 8.41
Table 8.96 Demand Metering 8.41
Table 8.97 Fault Locator Settings 8.41
Table 8.98 Traveling-Wave Fault Locator Settings 8.42
Table 8.99 MIRRORED BITS Communications Settings 8.42
Table 8.100 Trip Logic 8.43
Table 8.101 Protection Freeform SELOGIC Control Equations 8.44
Table 8.102 Interface Board #1 ....8.44
Table 8.103 Front-Panel Settings 8.45
Table 8.104 MIRRORED BITS Protocol Default Settings 8.48
Table 8.105 Bay Settings 8.48
Table 9.1 SEL-411L List of Commands 9.2
Table 9.2 COM 87L Command 9.4
Table 9.3 MET Command 9.4
Table 9.4 MET DIF Command 9.5
Table 9.5 MET E Command 9.6
Table 9.6 MET RMS Command 9.6
Table 9.7 SET Command Overview 9.7
Table 9.8 SHO Command Overview 9.8
Table 10.1 Virtual File Structure 10.2
Table 10.2 COMMS Directory Filename 10.2
Table 10.3 Relay Database Regions 10.2
Table 10.4 Relay Database Structure—LOCAL Region 10.3
Table 10.5 Relay Database Structure—METER Region 10.3
Table 10.6 Relay Database Structure—DEMAND Region 10.5
Table 10.7 Relay Database Structure—TARGET Region 10.6
Table 10.8 Relay Database Structure—HISTORY Region 10.6
Table 10.9 Relay Database Structure—BREAKER Region 10.7
Table 10.10 Relay Database Structure—STATUS Region 10.7
Table 10.11 Relay Database Structure—ANALOGS Region 10.8
Table 10.12 Relay DNP3 Reference Data Map 10.10

Table 10.13 Relay Object 12 Control Operations 10.16
Table 10.14 Object 30, 32, FTYPE Upper Byte-Event Cause 10.17
Table 10.15 Object 30, 32, FTYPE Lower Byte-Affected Phase(s)....10.17
Table 10.16 Relay DNP3 Default Data Map 10.18
Table 10.17 Logical Device: PRO (Protection)....10.23
Table 10.18 Descriptions of FLFROM Values....10.32
Table 10.19 Logical Device: MET (Metering)....10.33
Table 10.20 Logical Device ANN (Annunciation)....10.38
Table 10.21 Voltage Synchrophasor Names 10.39
Table 10.22 Current Synchrophasor Names 10.39
Table 10.23 Synchrophasor Order in Data Stream (Voltages and Currents)....10.40
Table 11.1 Alphabetical List of Relay Word Bits 11.1
Table 11.2 Row List of Relay Word Bits 11.42
Table 12.1 Analog Quantities Sorted Alphabetically 12.1
Table 12.2 Analog Quantities Sorted by Function 12.19
Table A.1 Firmware Revision History A.2
Table A.2 Firmware Compatibility A.14
Table A.3 SELBOOT Revision History A.14
Table A.4 ICD File Revision History....A.15
Table A.5 Instruction Manual Revision History A.16

List of Figures

Figure 1.1 Functional Overview 1.3
Figure 1.2 Two-Terminal Application With Hot Standby Channel....1.9
Figure 1.3 Two-Terminal Application With In-Line Power Transformer and Hot Standby Channel....1.9
Figure 1.4 Two-Terminal Application With Hot Standby Channel and Tapped Load (Load Significantly Less Than Through-Current)....1.9
Figure 1.5 Two-Terminal Application With Voltage Inputs 1.10
Figure 1.6 Terminal Master/Slave Application With Optional Third Communications Channel 1.10
Figure 1.7 Four-Terminal Ethernet Application 1.10
Figure 2.1 Horizontal Front-Panel Template (a); Vertical Front-Panel Template (b) 2.2
Figure 2.2 Rear 4U Template, Fixed Terminal Block Analog Inputs....2.3
Figure 2.3 Standard Control Output Connection 2.6
Figure 2.4 Hybrid Control Output Connection 2.6
Figure 2.5 High-Speed, High-Current Interrupting Control Output Connection, INTE....2.7
Figure 2.6 High-Speed, High-Current Interrupting Control Output Connection, INTC....2.7
Figure 2.7 High-Speed, High-Current Interrupting Control Output Typical Terminals, INTE....2.8
Figure 2.8 Precharging Internal Capacitance of High-Speed, High-Current Interrupting Output Contacts, INTE....2.8
Figure 2.9 INT2 I/O Interface Board 2.10
Figure 2.10 INTC I/O Interface Board (High Speed) 2.10
Figure 2.11 INTD I/O Interface Board (Standard)....2.10
Figure 2.12 INT7 I/O Interface Board 2.11
Figure 2.13 INTE I/O Interface Board....2.11
Figure 2.14 Jumper Location on the Main Board 2.13
Figure 2.15 Major Jumper and Connector Locations on the Main Board 2.14
Figure 2.16 Main Components of the EIA-232 Board, Showing the Location of Serial Port Jumpers JMP1 and JMP2....2.15
Figure 2.17 Major Jumper and Connector Locations on the INT2 I/O Board....2.17
Figure 2.18 Major Jumper and Connector Locations on the INTC I/O Board 2.18
Figure 2.19 Major Jumper and Connector Locations on the INTE I/O Board 2.19
Figure 2.20 Major Jumper and Connector Locations on the INT7 I/O Board....2.20
Figure 2.21 Chassis Dimensions....2.22
Figure 2.22 5U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, INT2 (200 Slot) and INTE (300 Slot) Interface Boards 2.23
Figure 2.23 4U Rear, Main Board With 1300 nm IEEE C37.94 Fiber-Optic Serial Communications Card in Bay 1, EIA-422 Serial Communications Card in Bay 2, 10/100BASE-T and 100BASE-FX Ethernet Card in Bay 3, INT7 (200 Slot) Interface Board....2.24
Figure 2.24 5U Rear, Main Board With 850 nm IEEE C37.94 Fiber-Optic Card in Bay 1, EIA-422 Serial Communications Card in Bay 2, 10/100BASE-T and 100BASE-FX in Bay 3, Standard INTD (200 Slot) and INT 7 (300 Slot) Interface Boards 2.24
Figure 2.25 4U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, High-Speed INTC (200 Slot) Interface Board 2.25
Figure 2.26 6U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, 1550 nm Fiber-Optic Communications Card in Bay 2, Four 10/100BASE-T Port Ethernet Card in Bay 3, High-Speed INTC (200 Slot) Interface Board, INT 7 (300 Slot) Interface Board, INTE (400 Slot) Interface Board, Connectorized Terminal Blocks for Current and Voltage Inputs 2.25
Figure 2.27 Rear-Panel Symbols 2.26
Figure 2.28 Screw-Terminal Connector Keying....2.27
Figure 2.29 Rear-Panel Receptacle Keying 2.28
Figure 2.30 Power Connection Area of the Rear Panel 2.29

Figure 2.31 Control Output OUT215 (INT2) 2.32
Figure 2.32 Card Layout (Rear View of the Main Board) 2.34
Figure 2.33 Relay to Computer—D-Subminiature 9-Pin Connector 2.35
Figure 2.34 G.703 Card in the Bay 1 Position and a 850nm IEEE C39.94 Fiber Card in the Bay 2 Position 2.36
Figure 2.35 Typical EIA-422 Interconnection 2.37
Figure 2.36 Typical G.703 Codirectional Interconnection 2.37
Figure 2.37 IEEE Standard C37.94 Fiber-to-Multiplexer Interface 2.38
Figure 2.38 1300 nm Direct Fiber Connection 2.38
Figure 2.39 1550 nm Direct Fiber Connection 2.38
Figure 2.40 Four 100BASE-FX Port Configuration 2.39
Figure 2.41 Four 10/100BASE-T Port Configuration 2.39
Figure 2.42 100BASE-FX and 10/100BASE-T Port Configuration 2.39
Figure 2.43 Typical External AC/DC Connections—Single Circuit Breaker 2.41
Figure 2.44 Typical External AC/DC Connections—Dual Circuit Breaker 2.42
Figure 3.1 87TOUT Logic 3.3
Figure 3.2 Low-Level Test Interface 3.5
Figure 3.3 Test Connections for the Multiterminal 87L Test 3.7
Figure 3.4 Test Connections for the Single-Terminal 87L Test 3.8
Figure 3.5 Test Connections for Protection Functions Other Than 87L 3.9
Figure 3.6 Single-Terminal Test 3.19
Figure 3.7 System Under Loopback Testing 3.21
Figure 3.8 Negative-Sequence Instantaneous Overcurrent Element Settings: QuickSet 3.24
Figure 3.9 Uploading Group 1 Settings to the Relay 3.24
Figure 3.10 ELEMENT SEARCH Screen 3.25
Figure 3.11 RELAY ELEMENTS Screen Containing Element 50Q1 ....3.25
Figure 3.12 Uploading Group 1 and Breaker Monitor Settings to the Relay 3.28
Figure 3.13 Finding Phase-to-Phase Test Quantities 3.31
Figure 4.1 Sample ROTATING DISPLAY 4.3
Figure 4.2 METER MENU Screens 4.4
Figure 4.3 METER SUBMENU 4.5
Figure 4.4 RMS, FUND, and DEMAND Metering Screens 4.6
Figure 4.5 ENERGY, MAX/MIN, and SYNCH CHECK Metering Screens 4.7
Figure 4.6 Differential Metering 4.8
Figure 4.7 EVENT SUMMARY Screens 4.9
Figure 4.8 BREAKER MONITOR Report Screens 4.9
Figure 4.9 VIEW CONFIGURATION Sample Screens 4.10
Figure 4.10 Factory-Default Front-Panel Target Areas 4.11
Figure 4.11 Operator Control Pushbuttons and LEDs 4.14
Figure 4.12 Factory-Default Operator Control Pushbuttons 4.16
Figure 4.13 Bay Control Screen Selected for Rotating Display 4.17
Figure 4.14 Configuring PB1_HMI for Direct Bay Control Access 4.18
Figure 4.15 Pole Discrepancy Screen 4.18
Figure 4.16 Bay With Ground Switch (Option 1) 4.19
Figure 4.17 Bay Without Ground Switch (Option 2) 4.20
Figure 4.18 Tie Breaker Bay (Option 3) 4.20
Figure 4.19 Bay With Ground Switch (Option 4) 4.21
Figure 4.20 Bay Without Ground Switch (Option 5) 4.21
Figure 4.21 Transfer Bay (Option 6) 4.22
Figure 4.22 Tie Breaker Bay (Option 7) 4.22
Figure 4.23 Bay With Ground Switch (Option 8) 4.23
Figure 4.24 Bay Without Ground Switch (Option 9) 4.23
Figure 4.25 Bay With Ground Switch (Option 10) 4.24
Figure 4.26 Bay Without Ground Switch (Option 11) 4.24
Figure 4.27 Left Breaker Bay With Ground Switch (Option 12) 4.25
Figure 4.28 Right Breaker Bay With Ground Switch (Option 13) 4.25

Figure 4.29 Middle Breaker Bay (Option 14) 4.26
Figure 4.30 Left Breaker Bay Without Ground Switch (Option 15) 4.26
Figure 4.31 Right Breaker Bay Without Ground Switch (Option 16) 4.27
Figure 4.32 Bay With Ground Switch (Option 17) 4.27
Figure 4.33 Bay Without Ground Switch (Option 18) 4.28
Figure 4.34 Left Breaker Bay With Ground Switch (Option 19) 4.28
Figure 4.35 Left Breaker Bay Without Ground Switch (Option 20) 4.29
Figure 4.36 Right Breaker Bay With Ground Switch (Option 21) 4.29
Figure 4.37 Right Breaker Bay Without Ground Switch (Option 22) 4.30
Figure 4.38 Source Transfer (Option 23) 4.30
Figure 4.39 Throw-Over Bus Type 1 Switch (Option 24) 4.31
Figure 4.40 Throw-Over Bus Type 2 Switch (Option 25) 4.31
Figure 4.41 Screen 1 ..... 4.32
Figure 4.42 Screen 2 ..... 4.32
Figure 5.1 Sampling and Transmitting Instantaneous Local Currents in the 87L Scheme (Breaker-and-a-Half Scheme) 5.4
Figure 5.2 Consolidating Currents in the 87L Scheme While Conserving the Channel Bandwidth 5.5
Figure 5.3 Traditional Alpha Plane Operating Characteristic for 87L Zone With Two Currents 5.6
Figure 5.4 AC Saturation Path of the External Fault Detector (Simplified) 5.10
Figure 5.5 Sharing the EFD Bits Among Relay Terminals 5.11
Figure 5.6 DC Saturation Path of the External Fault Detector (Simplified) 5.12
Figure 5.7 Illustration of Signal Processing for Line Charging Current Compensation 5.14
Figure 5.8 Admittance of a Sample Transmission Line as a Function of Frequency and Line Length in Per Unit of the Value at 60 Hz Differences Between the Distributed Line and Its Lumped Parameter Model Can Lead to Under- or Over-Compensation of the Charging Current 5.16
Figure 5.9 The Under- or Over-Compensated High-Frequency Components of the Charging Current Are Taken Care of by Boosting the Fundamental Frequency-Restraining Term 5.16
Figure 5.10 A Combined Transformer and Line Zone Protected With a Single Line Differential Relay Capable of Handling In-Line Transformers (a), With Dedicated Transformer and Line Relays (b), and With the Primary Protection Following the Dedicated Relay Approach While the Backup Protection Uses a Single 87L Relay (c) 5.17
Figure 5.11 Compensation for In-Line Transformers is Performed at Early Stages of Signal Processing, Allowing the Rest of the Algorithm to Remain Unchanged 5.18
Figure 5.12 The Relay Allows Different Transformer Windings for Each Measured CT (a) as Well as Dual-Breaker Terminations of the In-Line Transformer Windings (b) 5.19
Figure 5.13 Principle of Harmonic Restraint in the Generalized Alpha Plane Operating Characteristic 5.20
Figure 5.14 Illustration of the Channel-Based Synchronization Method 5.22
Figure 5.15 Application of Disturbance Detection in the Relay 5.26
Figure 5.16 Local (87DDL) and Remote (87DDR) Disturbance Detection Harmonized With the Stub Bus (ESTUB) and Test (87TEST) Conditions 5.26
Figure 5.17 Adaptive Disturbance Detector Algorithm 5.27
Figure 5.18 Disturbance Detection Guards Against Multiple Problems Greatly Increasing Security 5.28
Figure 5.19 87LP Phase Differential Element Logic 5.33
Figure 5.20 Overcurrent Supervision Logic for Line Current Differential Elements (Use With Logic Diagrams in *Figure 5.19*, *Figure 5.22*, and *Figure 5.23*) 5.34
Figure 5.21 Alpha Plane Comparator Logic for Line Current Differential Elements (Use With Logic Diagrams in *Figure 5.19*, *Figure 5.22*, and *Figure 5.23*) 5.34
Figure 5.22 87LQ Negative-Sequence Differential Element Logic 5.37
Figure 5.23 87LG Zero-Sequence Differential Element Logic 5.40
Figure 5.24 87OP Logic 5.42
Figure 5.25 87DTT Transmit Logic 5.46
Figure 5.26 87DTT Logic 5.47

Figure 5.27 Interaction Between Debounce Timing and Fail-Safe Substitution in the User-Programmable 87L Bits Logic 5.49
Figure 5.28 Providing Extra Security for Critical 87L Communications Bits Used for Unconditional Tripping (a Combination of Delay and Disturbance Detection Supervision) 5.52
Figure 5.29 Providing Extra Security for Critical 87L Communications Bits Used for Unconditional Tripping (Two Bits Used) 5.52
Figure 5.30 External Fault Detection Logic—AC Path and Reset 5.55
Figure 5.31 External Fault Detection Logic—DC Path 5.56
Figure 5.32 External Fault Detection Logic—Communications 5.57
Figure 5.33 External Fault Detection Logic—Usage in the 87L Elements 5.58
Figure 5.34 Disturbance Detection Logic Responding to Local and Remote Signals, Stub Bus, and Test Mode 5.60
Figure 5.35 Disturbance Detection Logic Responding to Local Current and Voltage Signals 5.61
Figure 5.36 Disturbance Detection Logic Responding to Remote Currents 5.62
Figure 5.37 Adaptive Disturbance Detection Algorithm 5.63
Figure 5.38 Extended Security Switchover Logic for the Alpha Plane Settings 5.65
Figure 5.39 Open CT Detection Logic 5.68
Figure 5.40 Line Charging Current Compensation Control Logic 5.72
Figure 5.41 Line Charging Current Calculations and Removal 5.72
Figure 5.42 Augmenting Restraint Terms for Finite Accuracy of Line Charging Current Compensation at Higher Frequencies 5.73
Figure 5.43 Sample Three-Terminal Relay Application 5.76
Figure 5.44 Sample Three-Terminal Relay Application With In-Line Transformer 5.80
Figure 5.45 Harmonic-Sensing Logic 5.85
Figure 5.46 Magnetizing Inrush and Overexcitation Blocking Logic 5.86
Figure 5.47 87LP Logic in Applications With In-Line Transformers 5.89
Figure 5.48 87LP Alpha Plane Concept With Harmonic Restraint 5.90
Figure 5.49 87LQ Logic In Applications With In-Line Transformers 5.92
Figure 5.50 Level 1 Watchdog Monitor Diagram 5.96
Figure 5.51 Level 2 Watchdog Monitor Diagram 5.97
Figure 5.52 Phase Elements Operating Times—Serial Communication 5.98
Figure 5.53 Negative-Sequence Elements Operating Times—Serial Communication 5.98
Figure 5.54 Zero-Sequence Elements Operating Times—Serial Communication 5.99
Figure 5.55 Phase Elements Operating Times—Ethernet Communication 5.99
Figure 5.56 Negative-Sequence Elements Operating Times—Ethernet Communication 5.100
Figure 5.57 Zero-Sequence Elements Operating Times—Ethernet Communication 5.100
Figure 5.58 EIA-422 Three-Terminal, Master/Outstation Serial Application Using SEL-3094 Interface Converters 5.102
Figure 5.59 Four-Terminal Ethernet Application Using SEL ICON Multiplexers 5.102
Figure 5.60 Two Terminal Serial Application using Redundant Channels 5.103
Figure 5.61 EIA-422 Typical Connection 5.105
Figure 5.62 Back-to-Back EIA-422 Connection 5.106
Figure 5.63 Back-to-Back EIA-422 Connection Using the SEL-3094 ..... 5.106
Figure 5.64 CCITT G.703 Typical Connection 5.107
Figure 5.65 Back-to-Back CCITT G.703 Connection 5.107
Figure 5.66 C37.94, 850/1300 nm Typical Connection 5.108
Figure 5.67 C37.94 Back-to-Back Connection 5.108
Figure 5.68 Typical Ethernet Connections 5.110
Figure 5.69 Redundant Ethernet Connection 5.111
Figure 5.70 Shared Ethernet Connection 5.112
Figure 5.71 Line Module of a Single ICON for Transporting Current Differential Data of Eight Relays to the SONET Network 5.115
Figure 5.72 Isolated Redundant Network Topology With Star Configuration and a Ring Topology With Dedicated, Managed Switches Between Substations 5.116
Figure 5.73 Redundant Isolated Ring-Connected Network With Dedicated, Managed Switches 5.116

Figure 5.74 Isolated Ring-Connected Network With Dedicated, Managed Switches 5.116
Figure 5.75 Isolated, Star-Connected Network With Managed or Unmanaged Switches 5.117
Figure 5.76 Enable Logic for the 87L Data Transmission and Differential Elements 5.119
Figure 5.77 Blocking Logic for the 87L Function 5.119
Figure 5.78 87CHpRQ Logic for the 2SS and 3SM 87L Configurations 5.121
Figure 5.79 87CHpRQ Logic for the 2SD 87L Configuration 5.122
Figure 5.80 Synchronization Method Logic (*p*-th Channel) 5.127
Figure 5.81 Quality of Synchronization Logic (*p*-th Channel) 5.128
Figure 5.82 Quality of Synchronization Logic (87L Scheme) 5.128
Figure 5.83 Principle of Hot Standby Channel Switching 5.129
Figure 5.84 Channel Switchover Logic (87HSB) 5.130
Figure 5.85 Request for Time Fallback From the *p*-th 87L Channel 5.133
Figure 5.86 Time Fallback Mode 1 Logic 5.134
Figure 5.87 Time Fallback Mode 2 Logic 5.134
Figure 5.88 Time Fallback Modes 3 and 4 Logic 5.136
Figure 5.89 87L Master (87MTR) Logic 5.138
Figure 5.90 87L Outstation (87SLV) Logic 5.138
Figure 5.91 87L Lost (87LST) Logic 5.139
Figure 5.92 Power System Used for CT Selection Example 5.141
Figure 5.93 Simulation of CT Transient Response on the 600:5 Tap 5.144
Figure 5.94 Current and Voltage Source Connections for the Relay 5.145
Figure 5.95 Main and Alternate Line Current Source Assignments 5.145
Figure 5.96 Combined Currents for Line Current Source Assignment 5.146
Figure 5.97 Breaker Current Source Assignments 5.146
Figure 5.98 ESS := 1, Single Circuit Breaker Configuration 5.151
Figure 5.99 ESS := 2, Single Circuit Breaker Configuration 5.151
Figure 5.100 ESS := 3, Double Circuit Breaker Configuration 5.152
Figure 5.101 ESS := 4, Double Circuit Breaker Configuration 5.153
Figure 5.102 Tapped EHV Overhead Transmission Line 5.154
Figure 5.103 ESS := Y, Tapped Line 5.155
Figure 5.104 ESS := Y, Single Circuit Breaker With Current Polarizing Source Tapped Power Transformer 5.156
Figure 5.105 SEL-411L Alpha Quantity Calculation 5.159
Figure 5.106 Sample TEC Command Response 5.161
Figure 5.107 Sample TEC *n* Command Response 5.162
Figure 5.108 Relay Exchanging TW Peak Information Via 87L Communications Channel 5.164
Figure 5.109 Summary Command Output Showing the TW Fault Location Result 5.165
Figure 5.110 Simplified Equivalent Network for Fault Location in Two-Terminal Lines 5.166
Figure 5.111 Fault Location on Three-Terminal Lines 5.168
Figure 5.112 Fault Location on Four-Terminal Lines 5.169
Figure 5.113 Line With Two TAP Points 5.172
Figure 5.114 Pole-Open Logic Diagram 5.175
Figure 5.115 LOP Logic Process Overview 5.177
Figure 5.116 LOP Logic 5.179
Figure 5.117 32Q and 32QG Enable Logic Diagram 5.185
Figure 5.118 32V and 32I Enable Logic Diagram 5.185
Figure 5.119 Best Choice Ground Directional Logic 5.187
Figure 5.120 Negative-Sequence Voltage-Polarized Directional Element Logic 5.188
Figure 5.121 Zero-Sequence Voltage-Polarized Directional Element Logic 5.188
Figure 5.122 Zero-Sequence Current-Polarized Directional Element Logic 5.189
Figure 5.123 Ground Directional Element Output Logic Diagram 5.189
Figure 5.124 32P, Phase Directional Element Logic Diagram 5.192
Figure 5.125 32Q, Negative-Sequence Directional Element Logic Diagram 5.193
Figure 5.126 CVT Transient Detection Logic 5.194
Figure 5.127 Load-Encroachment Logic Diagram 5.195
Figure 5.128 Load-Encroachment Characteristics 5.195

Figure 5.129 OOS Characteristics 5.197
Figure 5.130 OOS Positive-Sequence Measurements 5.199
Figure 5.131 OOS Override Logic 5.200
Figure 5.132 OOS Logic Diagram 5.201
Figure 5.133 Open-Pole OSB Unblock Logic 5.202
Figure 5.134 Zero-Setting OOS Blocking Function 5.203
Figure 5.135 Swing Center Voltage Slope Detection Logic 5.204
Figure 5.136 Starter Zone Characteristic 5.205
Figure 5.137 Swing Signature Detector Logic 5.206
Figure 5.138 Swing Signature Detector Logic 5.207
Figure 5.139 Reset Conditions Logic 5.208
Figure 5.140 Type of Power Swings Detected by the DOSB Function 5.209
Figure 5.141 Dependable Power-Swing Block Detector Logic (EOOS = Y1) 5.210
Figure 5.142 Dependable Power-Swing Block Detector Logic (EOOS = Y) 5.211
Figure 5.143 Relay Word Bit DOSB Is the OR Combination of DOSBY1 and DOSBY 5.211
Figure 5.144 Logic Diagram of the Three-Phase Fault Detector 5.212
Figure 5.145 Pole-Open OOS Blocking Logic 5.212
Figure 5.146 I0/IA2 Angle Supervision During Pole-Open Situation 5.213
Figure 5.147 Blocking of the MAG Signal by the OSBA Fault Detection 5.213
Figure 5.148 Unblocking of the MAB Signal by the 67QUB Element 5.213
Figure 5.149 Directional Element Signals 67QUBF and 67QUBR 5.214
Figure 5.150 OST Scheme Logic Resistive and Reactive Blinders 5.216
Figure 5.151 Logic That Determines Positive-Sequence Impedance Trajectory (EOOS = Y1) 5.217
Figure 5.152 Out-of-Step Trip Logic (EOOS = Y1) 5.218
Figure 5.153 Out-of-Step Blocking for Zone 1–Zone 5 ....5.219
Figure 5.154 Zone 1 Mho Ground-Distance Element Logic Diagram 5.221
Figure 5.155 Zone 2 Mho Ground-Distance Element Logic Diagram 5.222
Figure 5.156 Zones 3, 4, and 5 Mho Ground-Distance Element Logic Diagram 5.223
Figure 5.157 Quadrilateral Ground-Distance Element Characteristic (TANGG = –10 degrees) 5.226
Figure 5.158 Zone 1 Quadrilateral Ground-Distance Element Logic Diagram 5.227
Figure 5.159 Zone 2 Quadrilateral Ground-Distance Element Logic Diagram 5.228
Figure 5.160 Zones 3, 4, and 5 Quadrilateral Ground-Distance Element Logic 5.229
Figure 5.161 Zone 1 Mho Phase-Distance Element Logic Diagram 5.231
Figure 5.162 Zone 2 Mho Phase-Distance Element Logic Diagram 5.232
Figure 5.163 Zones 3, 4, and 5 Mho Phase-Distance Element Logic Diagram 5.233
Figure 5.164 Quadrilateral Phase-Distance Element Characteristic (TANGP = 0) 5.236
Figure 5.165 Quadrilateral Phase-Distance Element Characteristic (TANGP = –10 degrees) 5.236
Figure 5.166 Network to Determine Homogeneity 5.237
Figure 5.167 Tilt in Apparent Fault Impedance Resulting From Nonhomogeneity 5.238
Figure 5.168 Zone 1 AB Loop Quadrilateral Phase-Distance Element Logic 5.239
Figure 5.169 Zone 2 AB Loop Quadrilateral Phase-Distance Element Logic 5.240
Figure 5.170 Zone 3, 4, and 5 AB Loop Quadrilateral Phase-Distance Element Logic 5.241
Figure 5.171 Zone Timers 5.243
Figure 5.172 Phase Instantaneous/Definite-Time Overcurrent Elements 5.246
Figure 5.173 Residual Ground Instantaneous/Directional Overcurrent Elements 5.247
Figure 5.174 Negative-Sequence Instantaneous/Directional Overcurrent Elements 5.248
Figure 5.175 High-Speed Directional Phase Overcurrent Element 5.249
Figure 5.176 High-Speed Directional Phase-to-Phase Overcurrent Element 5.249
Figure 5.177 U.S. Curves U1, U2, U3, and U4 ....5.252
Figure 5.178 U.S. Curve U5 and IEC Curves C1, C2, and C3 ....5.253
Figure 5.179 IEC Curves C4 and C5 ....5.254
Figure 5.180 Time-Overcurrent Logic 5.255
Figure 5.181 Over- and Undervoltage Logic 5.258
Figure 5.182 Primary Plant Connections 5.261
Figure 5.183 Complex Power Measurement Conventions 5.261
Figure 5.184 Overpower Element Logic 5.262

Figure 5.185 Load Flow Towards Load....5.263
Figure 5.186 Reverse Load Flow....5.263
Figure 5.187 Reactive Power Characteristic....5.264
Figure 5.188 Underpower Element Logic....5.264
Figure 5.189 Thermal Alarming and Tripping Logic....5.268
Figure 5.190 SOTF Logic Diagram....5.273
Figure 5.191 Required Zone Directional Settings....5.274
Figure 5.192 DCB Logic Diagram....5.277
Figure 5.193 Permissive Trip Receiver Logic Diagram....5.281
Figure 5.194 Directional Permissive Trip Receiver Logic Diagram....5.282
Figure 5.195 POTT Logic Diagram....5.283
Figure 5.196 POTT Scheme Logic (ECOMM := POTT3) With Echo and Weak Infeed....5.284
Figure 5.197 POTT Cross-Country Logic Diagram....5.285
Figure 5.198 Permissive Trip Received Logic Diagram....5.287
Figure 5.199 DCUB Logic Diagram....5.288
Figure 5.200 Trip Logic Diagram....5.294
Figure 5.201 87L Single-Pole Trip Select Logic....5.296
Figure 5.202 Two Circuit Breakers Trip Logic Diagram....5.298
Figure 5.203 Trip A Unlatch Logic....5.299
Figure 5.204 Trip During Open Pole....5.299
Figure 5.205 Breaker Failure Open-Phase Detection Logic....5.300
Figure 5.206 Scheme 1 Circuit Breaker-Failure Logic Diagram....5.301
Figure 5.207 Scheme Y1 Circuit Breaker Failure Logic....5.302
Figure 5.208 Scheme 2 Three-Pole Circuit Breaker Failure Protection Logic....5.302
Figure 5.209 Scheme Y2 Three-Pole Circuit Breaker Failure Logic....5.303
Figure 5.210 Scheme 2 Single-Pole Circuit Breaker Failure Protection Logic....5.303
Figure 5.211 Scheme Y2 Single-Pole Circuit Breaker Failure Protection Logic....5.304
Figure 5.212 Scheme 2 Current-Supervised Three-Pole Retrip Logic....5.304
Figure 5.213 Scheme Y2 Current-Supervised Three-Pole Retrip Logic....5.305
Figure 5.214 Scheme 2 Current-Supervised Single-Pole Retrip Logic....5.305
Figure 5.215 Scheme Y2 Current-Supervised Single-Pole Retrip Logic....5.305
Figure 5.216 Circuit Breaker Failure Seal-In Logic Diagram....5.306
Figure 5.217 No Current/Residual Current Circuit Breaker Failure Protection Logic Diagram....5.307
Figure 5.218 Failure to Interrupt Load Current Logic Diagram....5.308
Figure 5.219 Flashover Protection Logic Diagram....5.309
Figure 5.220 Circuit Breaker Failure Trip Logic Diagram....5.310
Figure 5.221 Over- and Underfrequency Logic....5.312
Figure 5.222 Frequency Source Logic....5.312
Figure 5.223 Undervoltage Supervision Logic....5.313
Figure 5.224 Partial Breaker-and-a-Half or Partial Ring-Bus Breaker Arrangement....5.315
Figure 5.225 Synchronism-Check Voltages for Two Circuit Breakers....5.316
Figure 5.226 Synchronism-Check Settings....5.318
Figure 5.227 Synchronism-Check Relay Word Bits....5.319
Figure 5.228 Example Synchronism-Check Voltage Connections to the SEL-411L....5.321
Figure 5.229 Synchronism-Check Voltage Reference....5.322
Figure 5.230 Normalized Synchronism-Check Voltage Sources VS1 and VS2....5.323
Figure 5.231 Healthy Voltage Window and Indication....5.324
Figure 5.232 Synchronism-Check Voltage Difference Logic....5.324
Figure 5.233 Synchronism-Check Enable Logic, EISYNC = N....5.325
Figure 5.234 “No-Slip” System Synchronism-Check Element Output Response....5.327
Figure 5.235 “Slip—No Compensation” Synchronism-Check Element Output Response....5.328
Figure 5.236 “Slip—With Compensation” Synchronism-Check Element Output Response....5.330
Figure 5.237 Alternative Synchronism-Check Source 2 Example and Settings....5.332
Figure 5.238 Alternate Synchronism-Check Polarizing Voltage Selection Logic....5.333
Figure 5.239 Synchronism-Check Enable Logic, EISYNC = Y....5.335
Figure 5.240 Alternate Synchronism-Check Polarizing Voltage Example System....5.337

Figure 6.1 500 kV Overhead Transmission Line 6.1
Figure 6.2 Channel Report During Commissioning Testing 6.5
Figure 6.3 Quadrilateral Ground-Distance Element Reactive Reach Setting 6.13
Figure 6.4 CT and VT Composite Angle Error Evaluation for Zone 1 Resistive Reach 6.14
Figure 6.5 345 kV Overhead Tapped Line With In-Line Transformer 6.19
Figure 6.6 CT Saturation Plot 6.24
Figure 6.7 Various Overcurrent Elements Used in this Example 6.26
Figure 7.1 Complex Power (P/Q) Plane 7.4
Figure 7.2 Response to the MET DIF Command 7.7
Figure 7.3 Response to the MET DIF Command When 87kF, 87kQ and 87kG Are Not Forced to Zero 7.8
Figure 7.4 Response to the MET DIF Command When 87kF, 87kQ and 87kG Are Forced to Zero 7.9
Figure 7.5 Maximum Round-Trip Delay Alarm Logic 7.11
Figure 7.6 Step Change in Round-Trip Delay Logic 7.12
Figure 7.7 Channel Asymmetry Alarm Logic 7.13
Figure 7.8 Lost Packet Alarm Logic 7.14
Figure 7.9 Noise Burst Alarm Logic 7.14
Figure 7.10 Momentary Channel Break Alarm Logic 7.14
Figure 7.11 Channel OK Status 7.15
Figure 7.12 Default Channel Alarm Logic 7.15
Figure 7.13 COM 87L Report Layout 7.17
Figure 7.14 SEL-411L Signal Processing 7.24
Figure 7.15 COMTRADE Header File 7.26
Figure 7.16 Example Traveling-Wave Oscillogram 7.29
Figure 7.17 Fixed Analog Section of the Event Report 7.30
Figure 7.18 Digital Section of the Event Report 7.33
Figure 7.19 Sample Digital Portion of the Event Report 7.34
Figure 7.20 Summary Section of the Event Report 7.35
Figure 7.21 Sample Event Summary Report 7.35
Figure 7.22 Sample Event History 7.37
Figure 9.1 Response to the MET DIF Command 9.5
Figure 10.1 MAP 1:METER Command Example 10.9

Preface

This manual provides information and instructions for installing and operating the relay. This manual is for use by power engineers and others experienced in protective relaying applications. Included are detailed technical descriptions of the relay and application examples. While this manual gives reasonable examples and illustrations of relay uses, you must exercise sound judgment at all times when applying the relay in a power system.

Manual Overview

The SEL-411L relay manual set consists of two volumes:

- SEL-411L Relay Instruction Manual
- SEL-400 Series Relays Instruction Manual

An overview of each manual section follows.

SEL-411L Instruction Manual

Preface. Describes manual organization and conventions used to present information, as well as safety information.

Section 1: Introduction and Specifications. Introduces SEL-411L features; summarizes relay functions and applications. Lists relay specifications, type tests, and ratings.

Section 2: Installation. Discusses the ordering configurations and interface features (control inputs, control outputs, and analog inputs, for example). Provides information about how to design a new physical installation and secure the relay in a panel or rack. Details how to set relay board jumpers and make proper rear-panel connections (including wiring to CTs, PTs, and a GPS receiver). Explains basic connections for the relay communications ports and how to install optional communications cards (such as the Ethernet Card).

Section 3: Testing. Describes techniques for testing the relay.

Section 4: Front-Panel Operations. Describes the LCD display messages and menu screens that are unique to the SEL-411L.

Section 5: Protection Functions. Describes the function of various relay protection elements; describes how the relay processes these elements; gives detailed specifics on protection scheme logic for POTT, DCB, DCUB, and DTT. Provides trip logic diagrams, and current and voltage source selection details. Also describes basic 87L communications channel options and configuration parameters.

Section 6: Protection Application Examples. Provides examples of configuring the SEL-411L for some common applications.

Section 7: Metering, Monitoring, and Reporting. Describes SEL-411L-specific metering, monitoring, and reporting features.

Section 8: Settings. Provides a list of all relay settings and defaults. The settings list is organized in the same order as in the relay and in the ACSELERATOR QuickSet software.

Section 9: ASCII Command Reference. Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.

Section 10: Communications Interfaces. Describes the SEL-411L specific communications characteristics

Section 11: Relay Word Bits. Contains a summary of Relay Word bits.

Section 12: Analog Quantities. Contains a summary of analog quantities.

Appendix A: Firmware, ICD File, and Manual Versions. Lists the current firmware and manual versions and details differences between the current and previous versions.

SEL-400 Series Relays Instruction Manual

Preface. Describes manual organization and conventions used to present information, as well as safety information.

Section 1: Introduction. Introduces SEL-400 series relays common features.

Section 2: PC Software. Explains how to use ACSELERATOR QuickSet SEL-5030 Software.

Section 3: Basic Relay Operations. Describes how to perform fundamental operations such as applying power and communicating with the relay, setting and viewing passwords, checking relay status, viewing metering data, reading event reports and SER (Sequential Events Recorder) records, operating relay control outputs and control inputs, and using relay features to make relay commissioning easier.

Section 4: Front-Panel Operations. Describes the LCD display messages and menu screens. Shows you how to use front-panel pushbuttons and read targets. Provides information about local substation control and how to make relay settings via the front panel.

Section 5: Control. Describes various control features of the relay, including circuit breaker operation, disconnect operation, remote bits, and one-line diagrams.

Section 6: Autoreclosing. Explains how to operate the two-circuit breaker multishot recloser. Describes how to set the relay for single-pole reclosing, three-pole reclosing, or both. Shows selection of the lead and follow circuit breakers.

Section 7: Metering. Provides information on viewing current, voltage, power, and energy quantities. Describes how to view other common internal operating quantities.

Section 8: Monitoring. Describes how to use the circuit breaker monitors and the substation dc battery monitors.

Section 9: Reporting. Explains how to obtain and interpret high-resolution raw data oscillograms, filtered event reports, event summaries, history reports, and SER reports. Discusses how to enter SER trigger settings.

Section 10: Testing, Troubleshooting, and Maintenance. Describes techniques for testing, troubleshooting, and maintaining the relay. Includes the list of status notification messages and a troubleshooting chart.

Section 11: Time and Date Management. Explains time keeping principles, synchronized phasor measurements, and estimation of power system states using the high-accuracy time-stamping capability. Presents real-time load flow/power flow application ideas.

Section 12: Settings. Provides a list of all common SEL-400 series relay settings and defaults.

Section 13: SELOGIC Control Equation Programming. Describes multiple setting groups and SELOGIC control equations and how to apply these equations. Discusses expanded SELOGIC control equation features such as PLC-style commands, math functions, counters, and conditioning timers. Provides a tutorial for converting older format SELOGIC control equations to new freeform equations.

Section 14: ASCII Command Reference. Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.

Section 15: Communications Interfaces. Explains the physical connection of the relay to various communications network topologies. Describes the various software protocols and how to apply these protocols to substation integration and automation. Includes details about Ethernet IP protocols, SEL ASCII, SEL Compressed ASCII, SEL Fast Meter, SEL Fast Operate, SEL Fast SER, and enhanced MIRRORED BITS communications.

Section 16: DNP3 Communication. Describes the DNP3 communications protocol and how to apply this protocol to substation integration and automation. Provides a Job Done example for implementing DNP3 in a substation.

Section 17: IEC 61850 Communication. Describes the IEC 61850 protocol and how to apply this protocol to substation automation and integration. Includes IEC 61850 protocol compliance statements.

Section 18: Synchrophasors. Describes the Phasor Measurement Unit (PMU) functions of the relay. Provides details on synchrophasor measurement and real-time control. Describes the IEEE C37.118 Synchrophasor Protocol settings. Describes the SEL Fast Message Synchrophasor Protocol settings.

Section 19: Remote Data Acquisition. Describes the basic concepts of remote data acquisition systems. This includes both the Time-Domain Link (TiDL) remote data acquisition system, which uses SEL-2440 Axion modules to provide remote data acquisition and I/O communication, and UCA 61850-9-2LE Sampled Values.

Appendix A: Manual Versions. Lists the current manual version and details differences between the current and previous versions.

Appendix B: Firmware Upgrade Instructions. Describes the procedure to update the firmware stored in Flash memory.

Appendix C: Cybersecurity Features. Describes the various features of the relay that impact cybersecurity.

Glossary. Definitions of various technical terms used in the SEL-400 series instruction manuals.

Safety Information

Dangers, Warnings, and Cautions

This manual uses three kinds of hazard statements, defined as follows:

⚠DANGER
Indicates an imminently hazardous situation that, if not avoided, **will** result in death or serious injury.

⚠WARNING
Indicates a potentially hazardous situation that, if not avoided, **could** result in death or serious injury.

⚠CAUTION
Indicates a potentially hazardous situation that, if not avoided, **may** result in minor or moderate injury or equipment damage.

Safety Symbols

The following symbols are often marked on SEL products.

	**⚠CAUTION** Refer to accompanying documents.	**⚠ATTENTION** Se reporter à la documentation.
	Earth (ground)	Terre
	Protective earth (ground)	Terre de protection
	Direct current	Courant continu
	Alternating current	Courant alternatif
	Both direct and alternating current	Courant continu et alternatif
	Instruction manual	Manuel d'instructions

Safety Marks

The following statements apply to this device.

General Safety Marks

⚠CAUTION There is danger of explosion if the battery is incorrectly replaced. Replace only with Ray-O-Vac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mistreated. Do not recharge, disassemble, heat above 100°C or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.	**⚠ATTENTION** Une pile remplacée incorrectement pose des risques d'explosion. Remplacez seulement avec un Ray-O-Vac no BR2335 ou un produit équivalent recommandé par le fabricant. Voir le guide d'utilisateur pour les instructions de sécurité. La pile utilisée dans cet appareil peut présenter un risque d'incendie ou de brûlure chimique si vous en faites mauvais usage. Ne pas recharger, démonter, chauffer à plus de 100°C ou incinérer. Éliminez les vieilles piles suivant les instructions du fabricant. Gardez la pile hors de la portée des enfants.
For use in Pollution Degree 2 environment.	Pour l'utilisation dans un environnement de Degré de Pollution 2.

Other Safety Marks (Sheet 1 of 2)

⚠DANGER Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.	**⚠DANGER** Débrancher tous les raccordements externes avant d'ouvrir cet appareil. Tout contact avec des tensions ou courants internes à l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
⚠DANGER Contact with instrument terminals can cause electrical shock that can result in injury or death.	**⚠DANGER** Tout contact avec les bornes de l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
⚠WARNING Use of this equipment in a manner other than specified in this manual can impair operator safety safeguards provided by this equipment.	**⚠AVERTISSEMENT** L'utilisation de cet appareil suivant des procédures différentes de celles indiquées dans ce manuel peut désarmer les dispositifs de protection d'opérateur normalement actifs sur cet équipement.
⚠WARNING Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.	**⚠AVERTISSEMENT** Seules des personnes qualifiées peuvent travailler sur cet appareil. Si vous n'êtes pas qualifiés pour ce travail, vous pourriez vous blesser avec d'autres personnes ou endommager l'équipement.
⚠WARNING This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.	**⚠AVERTISSEMENT** Cet appareil est expédié avec des mots de passe par défaut. A l'installation, les mots de passe par défaut devront être changés pour des mots de passe confidentiels. Dans le cas contraire, un accés non-autorisé á l'équipement peut être possible. SEL décline toute responsabilité pour tout dommage résultant de cet accés non-autorisé.
⚠WARNING Do not look into the fiber ports/connectors.	**⚠AVERTISSEMENT** Ne pas regarder vers les ports ou connecteurs de fibres optiques.
⚠WARNING Do not look into the end of an optical cable connected to an optical output.	**⚠AVERTISSEMENT** Ne pas regarder vers l'extrémité d'un câble optique raccordé à une sortie optique.
⚠WARNING Do not perform any procedures or adjustments that this instruction manual does not describe.	**⚠AVERTISSEMENT** Ne pas appliquer une procédure ou un ajustement qui n'est pas décrit explicitement dans ce manuel d'instruction.
⚠WARNING During installation, maintenance, or testing of the optical ports, use only test equipment qualified for Class 1 laser products.	**⚠AVERTISSEMENT** Durant l'installation, la maintenance ou le test des ports optiques, utilisez exclusivement des équipements de test homologués comme produits de type laser de Classe 1.
⚠WARNING Incorporated components, such as LEDs and transceivers are not user serviceable. Return units to SEL for repair or replacement.	**⚠AVERTISSEMENT** Les composants internes tels que les leds (diodes électroluminescentes) et émetteurs-récepteurs ne peuvent pas être entretenus par l'usager. Retourner les unités à SEL pour réparation ou remplacement.
⚠CAUTION Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.	**⚠ATTENTION** Les composants de cet équipement sont sensibles aux décharges électrostatiques (DES). Des dommages permanents non-décelables peuvent résulter de l'absence de précautions contre les DES. Raccordez-vous correctement à la terre, ainsi que la surface de travail et l'appareil avant d'en retirer un panneau. Si vous n'êtes pas équipés pour travailler avec ce type de composants, contacter SEL afin de retourner l'appareil pour un service en usine.
⚠CAUTION Equipment damage can result from connecting ac circuits to Hybrid (high-current interrupting) control outputs. Do not connect ac circuits to Hybrid control outputs. Use only dc circuits with Hybrid control outputs.	**⚠ATTENTION** Des dommages à l'appareil pourraient survenir si un circuit CA était raccordé aux contacts de sortie à haut pouvoir de coupure de type "Hybrid." Ne pas raccorder de circuit CA aux contacts de sortie de type "Hybrid." Utiliser uniquement du CC avec les contacts de sortie de type "Hybrid."
⚠CAUTION Substation battery systems that have either a high resistance to ground (greater than 10 kΩ) or are ungrounded when used in conjunction with many direct-coupled inputs can reflect a dc voltage offset between battery rails. Similar conditions can exist for battery monitoring systems that have high-resistance balancing circuits or floating grounds. For these applications, SEL provides optional ground-isolated (optoisolated) contact inputs. In addition, SEL has published an application advisory on this issue. Contact the factory for more information.	**⚠ATTENTION** Les circuits de batterie de postes qui présentent une haute résistance à la terre (plus grande que 10 kΩ) ou sont isolés peuvent présenter un biais de tension CC entre les deux polarités de la batterie quand utilisés avec plusieurs entrées à couplage direct. Des conditions similaires peuvent exister pour des systèmes de surveillance de batterie qui utilisent des circuits d'équilibrage à haute résistance ou des masses flottantes. Pour ce type d'applications, SEL peut fournir en option des contacts d'entrée isolés (par couplage optoélectronique). De surcroît, SEL a publié des recommandations relativement à cette application. Contacter l'usine pour plus d'informations.

Other Safety Marks (Sheet 2 of 2)

⚠CAUTION If you are planning to install an INT4 I/O interface board in your relay, first check the firmware version of the relay. If the firmware version is R111 or lower, you must first upgrade the relay firmware to the newest version and verify that the firmware upgrade was successful before installing the new board. Failure to install the new firmware first will cause the I/O interface board to fail, and it may require factory service. Complete firmware upgrade instructions are provided when new firmware is ordered.	**⚠ATTENTION** Si vous avez l'intention d'installer une Carte d'Interface INT4 I/O dans votre relais, vérifiez en premier la version du logiciel du relais. Si la version est R111 ou antérieure, vous devez mettre à jour le logiciel du relais avec la version la plus récente et vérifier que la mise à jour a été correctement installée sur la nouvelle carte. Les instructions complètes de mise à jour sont fournies quand le nouveau logiciel est commandé.
⚠CAUTION Field replacement of I/O boards INT1, INT2, INT5, INT6, INT7, or INT8 with INT4 can cause I/O contact failure. The INT4 board has a pickup and dropout delay setting range of 0–1 cycle. For all other I/O boards, pickup and dropout delay settings (IN201PU–IN224PU, IN201DO–IN224DO, IN301PU–IN324PU, and IN301DO–IN324DO) have a range of 0–5 cycles. Upon replacing any I/O board with an INT4 board, manually confirm reset of pickup and dropout delays to within the expected range of 0–1 cycle.	**⚠ATTENTION** Le remplacement en chantier des cartes d'entrées/sorties INT1, INT2, INT5, INT6, INT7 ou INT8 par une carte INT4 peut causer la défaillance du contact d'entrée/sortie. La carte INT4 présente un intervalle d'ajustement pour les délais de montée et de retombée de 0 à 1 cycle. Pour toutes les autres cartes, l'intervalle de réglage du délai de montée et retombée (IN201PU–IN224PU, IN201DO– IN224DO, IN301PU–IN324PU, et IN301DO–IN324DO) est de 0 à 5 cycles. Quand une carte d'entrées/sorties est remplacée par une carte INT4, vérifier manuellement que les délais de montée et retombée sont dans l'intervalle de 0 à 1 cycle.
⚠CAUTION Do not install a jumper on positions A or D of the main board J21 header. Relay misoperation can result if you install jumpers on positions J21A and J21D.	**⚠ATTENTION** Ne pas installer de cavalier sur les positions A ou D sur le connecteur J21 de la carte principale. Une opération intempestive du relais pourrait résulter suite à l'installation d'un cavalier entre les positions J21A et J21D.
⚠CAUTION Insufficiently rated insulation can deteriorate under abnormal operating conditions and cause equipment damage. For external circuits, use wiring of sufficiently rated insulation that will not break down under abnormal operating conditions.	**⚠ATTENTION** Un niveau d'isolation insuffisant peut entraîner une détérioration sous des conditions anormales et causer des dommages à l'équipement. Pour les circuits externes, utiliser des conducteurs avec une isolation suffisante de façon à éviter les claquages durant les conditions anormales d'opération.
⚠CAUTION Relay misoperation can result from applying other than specified secondary voltages and currents. Before making any secondary circuit connections, check the nominal voltage and nominal current specified on the rear-panel nameplate.	**⚠ATTENTION** Une opération intempestive du relais peut résulter par le branchement de tensions et courants secondaires non conformes aux spécifications. Avant de brancher un circuit secondaire, vérifier la tension ou le courant nominal sur la plaque signalétique à l'arrière.
⚠CAUTION Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.	**⚠ATTENTION** Des problèmes graves d'alimentation et de terre peuvent survenir sur les ports de communication de cet appareil si des câbles d'origine autre que SEL sont utilisés. Ne jamais utiliser de câble de modem nul avec cet équipement.
⚠CAUTION Do not connect power to the relay until you have completed these procedures and receive instruction to apply power. Equipment damage can result otherwise.	**⚠ATTENTION** Ne pas mettre le relais sous tension avant d'avoir complété ces procédures et d'avoir reçu l'instruction de brancher l'alimentation. Des dommages à l'équipement pourraient survenir autrement.
⚠CAUTION Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.	**⚠ATTENTION** L'utilisation de commandes ou de réglages, ou l'application de tests de fonctionnement différents de ceux décrits ci-après peuvent entraîner l'exposition à des radiations dangereuses.

General Information

The SEL-411L Instruction Manual uses certain conventions that identify particular terms and help you find information. To benefit fully from reading this manual, take a moment to familiarize yourself with these conventions.

Typographic Conventions

There are three ways users typically communicate with SEL-400 series relays:











- Using a command line interface on a PC terminal emulation window, such as Microsoft HyperTerminal
- Using the front-panel menus and pushbuttons
- Using ACSELERATOR QuickSet SEL-5030 Software

The instructions in this manual indicate these options with specific font and formatting attributes. The following table lists these conventions:

Example	Description
STATUS	Commands, command options, and command variables typed at a command line interface on a PC.
n **SUM *n***	Variables determined based on an application (in bold if part of a command).
<Enter>	Single keystroke on a PC keyboard.
<Ctrl+D>	Multiple/combination keystroke on a PC keyboard.
Start > Settings	PC software dialog boxes and menu selections. The > character indicates submenus.
ENABLE	Relay front- or rear-panel labels and pushbuttons.
MAIN > METER	Relay front-panel LCD menus and relay responses visible on the PC screen. The > character indicates submenus.

Logic Diagrams

Logic diagrams in this manual follow the conventions and definitions shown below.

NAME	SYMBOL	FUNCTION
COMPARATOR		Input A is compared to input B. Output C asserts if A is greater than B.
INPUT FLAG		Input A comes from other logic.
OR		Either input A or input B asserted cause output C to assert.
EXCLUSIVE OR		If either A or B is asserted, output C is asserted. If A and B are of the same state, C is deasserted.
NOR		If neither A nor B asserts, output C asserts.
AND		Input A and input B must assert to assert output C.
AND W/ INVERTED INPUT		If input A is asserted and input B is deasserted, output C asserts. Inverter "O" inverts any input or output on any gate.
NAND		If A and/or B are deasserted, output C is asserted.
TIME DELAYED PICK UP AND/OR TIME DELAYED DROP OUT		X is a time-delay-pickup value; Y is a time-delay-dropout value. B asserts time X after input A asserts; B will not assert if A does not remain asserted for time X. If X is zero, B will assert when A asserts. If Y is zero, B will deassert when A deasserts.
EDGE TRIGGER TIMER		Rising edge of A starts timers. Output B will assert time X after the rising edge of A. B will remain asserted for time Y. If Y is zero, B will assert for a single processing interval. Input A is ignored while the timers are running.
SET RESET FLIP FLOP		Input S asserts output Q until input R asserts. Output Q deasserts or resets when R asserts.
FALLING EDGE		B asserts at the falling edge of input A.
RISING EDGE		B asserts at the rising edge of input A.

Trademarks

Trademarks appearing in this manual are shown in the following table.

SEL Trademarks	
ACSELERATOR Architect®	ICON®
ACSELERATOR QuickSet®	MIRRORED BITS®
Best Choice Ground Directional Element®	SEL-2407®
Connectorized®	SELOGIC®

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

This page intentionally left blank

SECTION 1

Introduction and Specifications

The SEL-411L relay is a high-speed transmission line differential, distance, and current protection relay featuring single-pole and three-pole tripping and reclosing with synchronism check, circuit breaker monitoring, circuit breaker failure protection, and series-compensated line protection logic. The relay features extensive metering and data recording including high-resolution data capture and reporting.

The 87L function of the relay provides protection for any transmission line or cable with as many as three terminals over serial communications, and as many as four terminals over Ethernet, in three-pole or single-pole tripping modes. Each terminal can be connected in a dual-breaker arrangement. The relay applies a generalized alpha plane algorithm that you can use for such applications as multiple currents in the differential zone, applications with harmonic restraint or blocking for in-line transformers and line-charging current compensation.

Phase-segregated (87LP), negative-sequence (87LQ), and zero-sequence (87LG) differential elements use patented generalized alpha plane comparators. Combined with overcurrent supervision, external fault detection, optional charging current compensation, and disturbance detection logic the 87L function operates with exceptional security and sensitivity.

The relay allows for in-line power transformer applications by compensating for transformer vector group, ratio, and zero-sequence current. The 87L function supports harmonic blocking and/or harmonic restraint for stabilization during transformer inrush conditions. During overexcitation conditions, the relay uses fifth-harmonic current to secure the 87L elements. The 87L function can protect multiwinding transformers.

Line-charging current compensation enhances sensitivity of the 87L elements in applications of the relay for protection of long, extra high-voltage lines or cables. Charging current is calculated using the measured line terminal voltages. This value is then subtracted from the measured phase current. This compensation method results in accurate compensation for both balanced and unbalanced system conditions. This method works for line pickup even when uneven breaker operation occurs. The line-charging current algorithm has built-in fallback logic in the event of an LOP condition.

The relay features expanded SELOGIC control equation programming for easy and flexible implementation of custom protection and control schemes. The relay has separate protection and automation SELOGIC control equation programming areas with extensive protection and automation programming capability.

The relay provides extensive communications interfaces from standard SEL ASCII and enhanced MIRRORED BITS communications protocols to Ethernet connectivity with the optional Ethernet card. With the Ethernet card, you can employ the latest industry communications tools, including Telnet, FTP, IEC 61850, and DNP3 (serial and LAN/WAN) protocols.

The relay includes the ACSELERATOR QuickSet SEL-5030 Software program. QuickSet assists you in setting, controlling, and acquiring data from the relays, both locally and remotely. ACSELERATOR Architect Software is included with

purchase of the optional Ethernet card with IEC 61850 protocol support. ACSELERATOR Architect enables you to view and configure IEC 61850 settings via a GUI interface.

Synchrophasor measurements are available when a high-accuracy time source is connected to the relay. The relay supports the IEEE C37.118, Standard for Synchrophasors for Power Systems.

The relay features bay control functionality. The mimic display selected is displayed on the front-panel screen in one-line diagram format. The number of disconnects and breakers that can be controlled by the relay are a function of the selected mimic display screen. Control of the breakers and disconnects is available through front-panel pushbuttons, ASCII interface, Fast Message, or SELOGIC control equations.


A simple and robust hardware design features efficient digital signal processing. Combined with extensive self-testing, these features provide relay reliability and enhance relay availability.

This section introduces the relay and provides information on the following topics:

➤ *Features on page 1.2*
➤ *Models and Options on page 1.5*
➤ *Applications on page 1.9*
➤ *Product Characteristics on page 1.12*

Features

The relay contains many protection, automation, and control features. *Figure 1.1* presents a simplified functional overview of the relay.



ANSI NUMBERS/ACRONYMS AND FUNCTIONS	
21	Phase and Ground Distance
25	Synchronism Check
27	Undervoltage
32	Directional Power
50	Overcurrent
50BF	Dual Breaker Failure Overcurrent
51	Time-Overcurrent
59	Overvoltage
67	Directional Overcurrent
68	Out-of-Step Block/Trip
79	Single- and Three-Pole Reclosing
81 (O, U)	Over- and Underfrequency
85 RIO	SEL MIRRORED BITS Communications
87	Current Differential
DFR	Event Reports
ENV	SEL-2600*
HMI	Operator Interface
LGC	Expanded SELOGIC Control Equations
MET	High-Accuracy Metering
PMU	Synchrophasors
SER	Sequential Events Recorder

ADDITIONAL FUNCTIONS	
BRM	Breaker Wear Monitor
LDE	Load Encroachment
LOC	Fault Locator
SBM	Station Battery Monitor
SIP	Software Invertible Polarities
THM	IEC 60255-Compliant Thermal Model

[1] Copper or Fiber Optic
[2] Serial or Ethernet
* Optional Feature

Figure 1.1 Functional Overview

Relay features include the following:

Line Differential Protection. Use the line differential function to protect two, three, or four terminals (Four-terminal application is available over 87L Ethernet communications only). This function provides line protection, even when an in-line transformer is present (three-pole tripping only single pole tripping when no transformer). Charging current compensation ensures element sensitivity, particular at higher voltage levels.

NOTE: The -0 version of the relay does not provide series-compensated line protection logic.

Superior Distance Protection. Combine five zones of phase-distance and ground-distance elements with directional overcurrent elements. Patented capacitively coupled voltage transformer (CCVT) transient overreach logic enhances Zone 1 distance element security. The Best Choice Ground Directional Element optimizes directional element performance and eliminates many settings. Additional logic prevents Zone 1 overreach on series-compensated lines.

NOTE: The -0 version of the relay does not provide high-speed directional elements and high-speed distance elements.

High-Speed Tripping. The relay uses the HSDPS (High-Speed Directional and Phase Selection) element and high-speed distance elements for subcycle detection of power system faults.

Reclosing. Incorporate programmable single-pole and three-pole tripping and reclosing of one and two circuit breakers into an integrated substation control system. Synchronism and voltage checks from multiple sources provide complete bay control.

Breaker Failure. The relay incorporates CT subsidence detection to produce element dropout in 5/8 cycle. Apply the relay to supply three-pole breaker failure for one or two breakers. Included is the necessary logic for single-pole and three-pole breaker failure retrip and initiation of transfer tripping.

Out-of-Step Blocking and Tripping. Select out-of-step blocking of distance elements or out-of-step tripping during power swings. The relay includes multi-zone elements and logic for detection of an out-of-step condition.

Switch-Onto-Fault. Relay switch-onto-fault (SOTF) logic permits specific protection elements to quickly trip after the circuit breaker closes, protecting maintenance personnel and substation equipment.

Frequency Elements. Any of the six levels of frequency elements can operate as either an underfrequency element or as an overfrequency element. Because the relay tracks the frequency from 40.1 Hz to 65 Hz, the frequency elements are suited for applications such as underfrequency load shedding and restoration control systems.

Fault Locator. Efficiently dispatch line crews to quickly repair line problems.

Primary Potential Redundancy. Multiple voltage inputs to the relay provide primary input redundancy. At loss-of-potential (LOP) detection, configure the relay to use inputs from an electrically equivalent source. Protection remains in service without compromising security.

Dual CT Input. Apply with ring bus, breaker-and-a-half, or other two-breaker schemes. Combine currents within the relay from two sets of CTs for protection functions, but keep them separately available for monitoring and station integration applications.

Automation. Take advantage of enhanced automation features that include programmable elements for local control, remote control, protection latching, and automation latching. Local metering on the large format front-panel liquid crystal display (LCD) eliminates the need for separate panel meters. Use serial and Ethernet links to efficiently transmit key information, including metering data, protection element and control I/O status, Sequential Events Recorder (SER) reports, breaker monitor, relay summary event reports, and time synchronization. Use expanded SELOGIC control equations with math and comparison functions in control applications. Incorporate as many as 1000 lines of automation logic to speed and improve control actions.

Monitoring. Schedule breaker maintenance when accumulated breaker duty (independently monitored for each pole of two circuit breakers) indicates possible excess contact wear. Electrical and mechanical operating times are recorded for both the last operation and the average of operations since function reset. Alarm contacts provide notification of substation battery voltage problems (two independent battery monitors) even if voltage is low only during trip or close operations.

Comprehensive Metering. View metering information for Line, Circuit Breaker 1, and Circuit Breaker 2. Relay metering includes fundamental and rms metering, as well as energy import/export, demand, and peak demand metering data. Synchrophasor data can be used for time-synchronized state measurements across the system.

Oscillography and Event Reporting. Record voltages, currents, and internal logic points at a sampling rate as fast as 8 kHz. Phasor and harmonic analysis features allow investigation of relay and system performance.

Sequential Events Recorder (SER). Record the last 1000 entries, including setting changes, power-ups, and selectable logic elements.

High-Accuracy Time Stamping. Time-tag binary COMTRADE event reports with real-time accuracy of better than 10 µs. View system state information to an accuracy of better than 1/4 of an electrical degree.

Digital Relay-to-Relay Communication. Enhanced MIRRORED BITS communications to monitor internal element conditions between relays within a station, or between stations, using SEL fiber-optic transceivers. Send digital, analog, and virtual terminal data over the same MIRRORED BITS channel.

Ethernet Access. Access all relay functions with the optional Ethernet card. Interconnect with automation systems using IEC 61850 or DNP3 LAN/WAN protocols directly or DNP3 through an SEL-2032 Communications Processor or SEL-3530 RTAC. Use file transfer protocol (FTP) for high-speed data collection.

Increased Security. The relay divides control and settings into seven relay access levels; the relay has separate breaker, protection, automation, and output access levels, among others. Set unique passwords for each access level.

Rules-Based Settings Editor. Communicate with and set the relay using an ASCII terminal, or use the PC-based ACSELERATOR QuickSet Software to configure the relay and analyze fault records with relay element response. View real-time phasors.

Settings Reduction. Internal relay programming shows only the settings for the functions and elements you have enabled.

IEC 60255-Compliant Thermal Model. The relay provides a configurable thermal model for the protection of a wide variety of devices.

Bay Control. The relay provides bay control functionality with status indication and control of as many as ten disconnects. The relay features control for as many as two breakers and status indication of as many as three breakers. Numerous predefined user-selectable mimic displays are available; the selected mimic is displayed on the front-panel screen in one-line diagram format. The one-line diagram includes user-configurable labels for disconnect switches, breakers, bay name, and display for as many as six analog quantities. The relay features SELOGIC programmable local control supervision of breaker and disconnect switch operations.

Alias Settings. Use as many as 200 aliases to rename any digital or analog quantity in the relay. The aliases are now available for use in customized programming, making the initial programming and maintenance much easier.

Models and Options

Consider the following options when ordering and configuring the relay.

- Chassis size
  - 4U, 5U, and 6U (U is one rack unit—1.75 inches or 44.45 mm)
- Main board I/O

  Main Board: There are no inputs or outputs on the main board.

- Additional I/O board
  - INT2:

    Contact inputs: 8 independent inputs (level-sensitive and optoisolated)

    Contact outputs: 13 standard Form A and 2 standard Form C outputs
  - INTC:

    Contact inputs: 18 common (2 groups of 9) and 6 independent inputs (level-sensitive and optoisolated)

    Contact outputs: 6 High-Speed, High-Current Interrupting (polarity sensitive) Form A and 2 standard Form A outputs
  - INTD:

    Contact inputs: 18 common (2 groups of 9) and 6 independent inputs (level-sensitive and optoisolated) inputs

    Contact outputs: 8 standard Form A outputs
  - INT7:

    Contact inputs: 8 independent inputs (level-sensitive and optoisolated)

    Contact outputs: 13 High-Current Interrupting Form A and 2 standard Form C outputs
  - INTE:

    Contact inputs: 8 independent inputs (level-sensitive and optoisolated)

    Contact outputs: 8 High-Speed, High-Current Interrupting (polarity sensitive) Form A outputs
- Chassis orientation and type
  - Horizontal rack mount
  - Horizontal panel mount
  - Vertical rack mount
  - Vertical panel mount
- Power supply
  - 24–48 Vdc
  - 48–125 Vdc or 110–120 Vac
  - 125–250 Vdc or 120–240 Vac
- Secondary inputs
  - 1 A nominal or 5 A nominal CT inputs
  - 300 V phase-to-neutral wye configuration PT inputs
- Ethernet card options
  - Ethernet card with port combinations of:
    - Four copper (10BASE-T/100BASE-TX)
    - Four fiber (100BASE-FX)
  - Two sets:
    - Copper (10BASE-T/100BASE-TX)
    - Fiber (100BASE-FX)

- Communications protocols
  - Complete group of SEL protocols

    (SEL ASCII, SEL Compressed ASCII, SEL Settings File Transfer, SEL Fast Meter, SEL Fast Operate, SEL Fast SER, RTDs, Enhanced MIRRORED BITS Communications), and Synchrophasors (SEL Fast Message and IEEE C37.118 format), plus DNP3
  - Complete group of SEL protocols, Synchrophasors (SEL Fast Message and IEEE C37.118 format), plus DNP3 and IEC 61850
  - 87L (line protection)
- Connector type
  - Screw-terminal block inputs
  - Connectorized

Contact the SEL factory or your local Technical Service Center for particular part number and ordering information (see *Technical Support on page 3.33*). You can also view the latest part number and ordering information on the SEL website at selinc.com.

Table 1.1 summarizes the communications cards options (see *Section 2: Installation* for more information).

Table 1.1 Communications Cards Options (Excluding EIA-232 Card) (Sheet 1 of 2)










Card	Description
	Communication: 10/100BASE-T, Ethernet Communications Medium: copper Connector Type: RJ45 Bay Position: Bay 3 Model Option Table Digit: 6
	Communication: 100BASE-FX, Ethernet Communications Medium: fiber Connector Type: LC Bay Position: Bay 3 Model Option Table Digit: 7
	Communication: 100BASE-FX/10/100BASE-T, Ethernet Communications Medium: fiber/copper Connector Type: LC/RJ45 Bay Position: Bay 3 Model Option Table Digit: 8

Table 1.1 Communications Cards Options (Excluding EIA-232 Card) (Sheet 2 of 2)

Card	Description
	87L Communication: EIA-422, Serial Communications Medium: copper Connector Type: DB-25 Bay Position: Bay 1 or 2 Model Option Table Digit: A
	87L Communication: G.703, Serial Communications Medium: copper Connector Type: DB-25 Bay Position: Bay 1 or 2 Model Option Table Digit: B
	87L Communication: 850 nm IEEE C37.94, Serial Communications Medium: fiber Connector Type: ST Bay Position: Bay 1 or 2 Model Option Table Digit: C
	87L Communication: 1300 nm, Serial Communications Medium: fiber Connector Type: ST Bay Position: Bay 1 or 2 Model Option Table Digit: D
	87L Communication: 1550 nm, Serial Communications Medium: fiber Connector Type: ST Bay Position: Bay 1 or 2 Model Option Table Digit: E
	87L Communication: 1300 nm IEEE C37.94, Serial Communications Medium: fiber Connector Type: ST Bay Position: Bay 1 or 2 Model Option Table Digit: H

Applications

Use the relay in a variety of transmission line protection applications. For information on connecting the relay, see *Section 2: Installation*.

The relay has two sets of three-phase analog current inputs, IW and IX, and two sets of three-phase analog voltage inputs, VY and VZ. The drawings that follow use a two-letter acronym to represent all three phases of a relay analog input. For example, IW represents IAW, IBW, and ICW for A-, B-, and C-Phase current inputs on Terminal W, respectively. The drawings list a separate phase designator if you need only one or two phases of the analog input set (VAZ for the A-phase voltage of the VZ input set, for example).




Figure 1.2 Two-Terminal Application With Hot Standby Channel




Figure 1.3 Two-Terminal Application With In-Line Power Transformer and Hot Standby Channel




Figure 1.4 Two-Terminal Application With Hot Standby Channel and Tapped Load (Load Significantly Less Than Through-Current)




Figure 1.5 Two-Terminal Application With Voltage Inputs




Figure 1.6 Terminal Master/Slave Application With Optional Third Communications Channel




Figure 1.7 Four-Terminal Ethernet Application

Application Highlights

Apply the relay in power system protection and control situations. *Table 1.2* lists applications and key features of the relay.

Table 1.2 Application Highlights (Sheet 1 of 2)

Application	Key Features
Single-pole and three-pole tripping	Line current differential high-speed distance elements Best Choice Ground Directional Element Secure protection during open-pole interval Pole-discordance logic trips three-pole for excessive single-pole-open conditions
Multiple-breaker tripping	SPT one; 3PT other SPT both; 3PT both Breaker failure protection
Reclosing and synchronism check	2 shots SPT; 4 shots 3PT Leader/follower breaker arrangements Two-circuit-breaker universal synchronism check
Coupling-Capacitor Voltage Transformer (CCVT) transient detection logic	Detect CCVT transients to provide correct operation of the direct tripping (Zone 1) distance elements
Long lines	Load-encroachment elements prevent unwanted trips on load Voltage elements detect local bus overvoltages Sensitive negative-sequence and residual overcurrent elements provide sensitive backup protection Charging current compensation for differential element
Tapped and three-terminal lines	Five zones Three zero-sequence compensation factors for more accurate ground-distance reach on either side of tap Independent reach settings for phase, ground mho and phase, ground quadrilateral elements Multiple settings groups cover any switching configurations Differential protection for as many as four terminals with Ethernet connection
Bus-tie or transfer circuit breakers	Multiple setting groups Match relay settings group to each line substitution Eliminate current reversing switches Local or remote operator switches the setting groups
Subtransmission lines	Time-step distance protection Ground directional overcurrent protection Torque-controlled time-overcurrent elements
Lines with capacitors	Series-compensated line logic
Lines with transformers	Negative-sequence overcurrent protection Line differential capable of protecting in-line transformer lines
Short transmission lines	Directional overcurrent elements and communications-assisted tripping schemes, quadrilateral phase distance
Permissive Overreaching Transfer Tripping (POTT) schemes	Current reversal guard logic Open breaker echo keying logic Weak-infeed and zero-infeed logic Time-step distance backup protection
Directional Comparison Unblocking Tripping (DCUB) schemes	Includes all POTT logic All loss-of-channel logic is inside the relay Time-step distance backup protection Permissive Underreaching Transfer
Permissive Underreaching Transfer Tripping (PUTT) schemes	Supported by POTT logic Time-step distance backup protection

Table 1.2 Application Highlights (Sheet 2 of 2)

Application	Key Features
Directional Comparison Blocking Trip (DCB) schemes	Current reversal guard logic Carrier coordinating timers Carrier send and receive extend logic Zone 3 latch eliminates the need for offset three-phase distance elements Time-step distance backup protection
Direct Transfer Tripping (DTT) schemes	SELOGIC control equations program the elements that key direct tripping
SCADA applications	Analog and digital data acquisition for station wide functions
Communications capability	SEL ASCII Enhanced MIRRORED BITS communications SEL Fast Meter, SEL Fast Operate, SEL Fast SER SEL Compressed ASCII Phasor Measurement Unit (PMU) protocols RTD Serial DNP3 Optional protocols: Ethernet, IEC 61850, DNP3 (Ethernet), FTP, Telnet
Customized protection and automation schemes	Separate protection and automation SELOGIC control equation programming areas Use timers and counters in expanded SELOGIC control equations for complete flexibility
Synchrophasors	The relay can function as a phasor measurement unit (PMU) at the same time as it provides best-in-class protective relay functions. C37.118 message format allows as many as eight current and eight voltage synchronized measurements, as many as 60 messages per second (on a 60 Hz nominal power system). Two choices of filter response, settable angle correction, and choice of numeric representation makes the data usable for a variety of synchrophasor applications. SEL Fast Operate commands are available on the synchrophasor communications ports, allowing control actions initiated by the synchrophasor processor. SEL Fast Message Synchrophasor format is also available, with as many as four current and four voltage synchronized measurements.

Product Characteristics

Each SEL-400 series relay shares common features but has unique characteristics. *Table 1.3* summarizes the unique characteristics of the SEL-411L relay.

Table 1.3 SEL-411L Relay Characteristics (Sheet 1 of 2)

Characteristic	Value
Standard Processing Rate	8 times per cycle
Battery Monitor	Two
Autorecloser	Single-pole
MBG Protocol	Supported
SELOGIC	
Protection Freeform	250 lines
Automation Freeform	10 blocks of 100 lines each
SELOGIC variables	64 protection 256 automation
SELOGIC math variables	64 protection 256 automation
Conditioning timers	32 protection

Table 1.3 SEL-411L Relay Characteristics (Sheet 2 of 2)

Characteristic	Value
Sequencing timers	32 protection 32 automation
Counters	32 protection 32 automation
Latch bits	32 protection 32 automation
Control	
Remote bits	32
Breakers	Two for control and three for status: 1, 2, 3 Three-pole only
Disconnects	10
Bay Control	Supported

Specifications

Compliance

Designed and manufactured under an ISO 9001 certified quality management system

47 CFR 15B Class A

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference in which case the user will be required to correct the interference at his own expense.

UL Listed to U.S. and Canadian safety standards (File E212775; NRGU, NRGU7)

CE Mark

General

AC Analog Inputs

Sampling Rate:	8 kHz

AC Current Inputs (Secondary Circuits)

Current Rating (With DC Offset at X/R = 10, 1.5 cycles)

1 A Nominal:	18.2 A
5 A Nominal:	91 A

Continuous Thermal Rating

1 A Nominal:	3 A 4 A (+55°C)
5 A Nominal:	15 A 20 A (+55°C)

Saturation Current (Linear) Rating

1 A Nominal:	20 A
5 A Nominal:	100 A

A/D Current Limit (Peak)

1 A Nominal:	49.5 A
5 A Nominal:	247.5 A

One-Second Thermal Rating

1 A Nominal:	100 A
5 A Nominal:	500 A

One-Cycle Thermal Rating (Peak)

1 A Nominal:	250 A
5 A Nominal:	1250 A

Burden Rating

1 A Nominal:	≤0.1 VA @ 1 A
5 A Nominal:	≤0.5 VA @ 5 A

AC Voltage Inputs

Three-phase, four-wire (wye) connections are supported.

Rated Voltage Range:	67–250 V_{LN}
Operational Voltage Range:	0–300 V_{LN}
Ten-Second Thermal Rating:	600 Vac
Burden:	≤0.1 VA @ 125 V

Frequency and Rotation

System Frequency:	50/60 Hz
Phase Rotation:	ABC or ACB
Nominal Frequency Rating:	50 ±5 Hz 60 ±5 Hz
Frequency Tracking (Requires PTs):	Tracks between 40.0–65.0 Hz Below 40 Hz = 40 Hz Above 65.0 Hz = 65 Hz
Maximum Slew Rate:	15 Hz per s

Power Supply

24–48 Vdc

Rated Voltage:	24–48 Vdc
Operational Voltage Range:	18–60 Vdc
Vdc Input Ripple:	15% per IEC 60255-26:2013
Interruption:	20 ms @ 24 Vdc, 100 ms @ 48 Vdc per IEC 60255-26:2013
Burden:	<35 W

48–125 Vdc or 110–120 Vac

Rated Voltage:	48–125 Vdc, 110–120 Vac
Operational Voltage Range:	38–140 Vdc 85–140 Vac
Rated Frequency:	50/60 Hz
Operational Frequency Range:	30–120 Hz
Vdc Input Ripple:	15% per IEC 60255-26:2013
Interruption:	14 ms @ 48 Vdc, 160 ms @ 125 Vdc per IEC 60255-26:2013
Burden:	<35 W, <90 VA

125–250 Vdc or 120–240 Vac

Rated Voltage:	125–250 Vdc 110–240 Vac
Operational Voltage Range:	85–300 Vdc 85–264 Vac
Rated Frequency:	50/60 Hz
Operational Frequency Range:	30–120 Hz
Vdc Input Ripple:	15% per IEC 60255-26:2013
Interruption:	46 ms @ 125 Vdc, 250 ms @ 250 Vdc per IEC 60255-26:2013
Burden:	<35 W, <90 VA

Control Outputs

Note: IEEE C37.90-2005 and IEC 60255-27:2013

Update Rate:	1/8 cycle
Make (Short Duration Contact Current):	30 Adc 1,000 operations at 250 Vdc 2,000 operations at 125 Vdc
Limiting Making Capacity:	1000 W at 250 Vdc (L/R = 40 ms)
Mechanical Endurance:	10,000 operations

Standard

Rated Voltage:	24–250 Vdc 110–240 Vrms
Operational Voltage Range:	0–300 Vdc 0–264 Vrms

Operating Time: Pickup ≤6 ms (resistive load)
Dropout ≤6 ms (resistive load)

Short-Time Thermal Withstand: 50 A for 1 s

Continuous Contact Current: 6 A at 70°C
4 A at 85°C

Contact Protection: MOV protection across open contacts
264 Vrms continuous voltage
300 Vdc continuous voltage

Limiting Breaking Capacity/Electrical Endurance: 10,000 operations
10 operations in 4 seconds, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break L/R = 40 ms (DC) PF = 0.4 (AC)
24 Vdc	0.75 Adc	0.75 Adc
48 Vdc	0.63 Adc	0.63 Adc
125 Vdc	0.30 Adc	0.30 Adc
250 Vdc	0.20 Adc	0.20 Adc
110 Vrms	0.30 Arms	0.30 Arms
240 Vrms	0.20 Arms	0.20 Arms

Hybrid (High-Current Interrupting)

Rated Voltage: 24–250 Vdc

Operational Voltage Range: 0–300 Vdc

Operating Time: Pickup ≤6 ms (resistive load)
Dropout ≤6 ms (resistive load)

Short Time Thermal Withstand: 50 Adc for 1 s

Continuous Contact Current: 6 Adc at 70°C
4 Adc at 85°C

Contact Protection: MOV protection across open contacts
300 Vdc continuous voltage

Limiting Breaking Capacity/Electrical Endurance: 10,000 operations
4 operations in 1 second, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break
24 Vdc	10 Adc	10 Adc (L/R = 40ms)
48 Vdc	10 Adc	10 Adc (L/R = 40 ms)
125 Vdc	10 Adc	10 Adc (L/R = 40 ms)
250 Vdc	10 Adc	10 Adc (L/R = 20 ms)

Fast Hybrid (High-Speed High-Current Interrupting)

Rated Voltage: 24–250 Vdc

Operational Voltage Range: 0–300 Vdc

Operating Time: Pickup ≤10 µs (resistive load)
Dropout ≤8 ms (resistive load)

Short Time Thermal Withstand: 50 Adc for 1 s

Continuous Contact Current: 6 Adc at 70°C
4 Adc at 85°C

Contact Protection: MOV protection across open contacts
300 Vdc continuous voltage

Limiting Breaking Capacity/Electrical Endurance: 10,000 operations
4 operations in 1 second, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break
24 Vdc	10 Adc	10 Adc (L/R = 40 ms)
48 Vdc	10 Adc	10 Adc (L/R = 40 ms)
125 Vdc	10 Adc	10 Adc (L/R = 40 ms)
250 Vdc	10 Adc	10 Adc (L/R = 20 ms)

Note: Do not use hybrid control outputs to switch ac control signals. These outputs are polarity-dependent.

Control Inputs

Optoisolated (Use With AC or DC Signals)

Main Board: No I/O

INT2, INT7, and INTE Interface Boards: 8 inputs with no shared terminals

INTC and INTD Interface Board: 6 inputs with no shared terminals
18 inputs with shared terminals (2 groups of 9 inputs with each group sharing one terminal)

Voltage Options: 24, 48, 110, 125, 220, 250 V

Current Draw: <5 mA at nominal voltage
<8 mA for 110 V option

Sampling Rate: 2 kHz

DC Thresholds

24 Vdc: Pickup 19.2–30.0 Vdc;
Dropout < 14.4 Vdc

48 Vdc: Pickup 38.4–60.0 Vdc;
Dropout <28.8 Vdc

110 Vdc: Pickup 88.0–132.0 Vdc;
Dropout <66.0 Vdc

125 Vdc: Pickup 105–150.0 Vdc;
Dropout <75 Vdc

220 Vdc: Pickup 176–264.0 Vdc;
Dropout <132 Vdc

250 Vdc: Pickup 200–300.0 Vdc;
Dropout <150 Vdc

AC Thresholds (Ratings met only when recommended control input settings are used.)

24 Vac: Pickup 16.4–30.0 Vac rms;
Dropout <10.1 Vac rms

48 Vac: Pickup 32.8–60.0 Vac rms;
Dropout <20.3 Vac rms

110 Vac: Pickup 75.1–132.0 Vac rms;
Dropout <46.6 Vac rms

125 Vac: Pickup 89.6–150.0 Vac rms;
Dropout <53.0 Vac rms

220 Vac: Pickup 150.3–264.0 Vac rms;
Dropout <93.2 Vac rms

250 Vac: Pickup 170.6–264.0 Vac rms;
Dropout <106 Vac rms

Communications Ports

EIA-232: 1 Front and 3 Rear

Serial Data Speed: 300–57600 bps

Communications Card Slot for Optional Ethernet Card

Ordering Options:	10/100BASE-T
Connector Type:	RJ45
Ordering Option:	100BASE-FX Fiber-Optic
Connector Type:	LC
Fiber Type:	Multimode
Wavelength:	1300 nm
Source:	LED
Min. TX Power:	–19 dBm
Max. TX Power:	–14 dBm
RX Sensitivity:	–32 dBm
Sys. Gain:	13 dB

Differential Communications Ports

Fiber Optics—ST Connector

1550 nm Single-Mode

Tx Power:	–18 dBm
Rx Min. Sensitivity:	–58 dBm
Rx Max. Sensitivity:	0 dBm
System Gain:	40 dB
Distance Limitations:	120 km

1300 nm Multimode or Single-Mode

Tx Power:	–18 dBm
Rx Min. Sensitivity:	–58 dBm
Rx Max. Sensitivity:	0 dBm
System Gain:	40 dB
Distance Limitations:	*x* km
where:	*x* = 30 for multimode *x* = 80 for single mode

1300 Single-Mode (C37.94 Modulated):

Tx Power:	–24 dBm
Rx Min. Sensitivity:	–37.8 dBm
Rx Max. Sensitivity:	0 dBm
System Gain:	13.8 dB
Distance Limitations:	15 km

850 nm Multimode, C37.94

Tx Power:	50 µm: –23 dBm; 62.5 µm: –19 dBm
Rx Min. Sensitivity:	50 µm: –32 dBm; 62.5 µm: –32 dBm
Rx Max. Sensitivity:	50 µm: –11 dBm; 62.5 µm: –11 dBm
System Gain:	50 µm: 9 dB; 62.5 µm: 13 dB
Distance Limitations:	2 km

Electrical

EIA-422:	64 kbps synchronous
CCITT G.703:	64 kbps synchronous, codirectional

Time Inputs

IRIG-B Input—Serial Port 1

Input:	Demodulated IRIG-B
Rated Voltage:	5 Vdc
Operational Voltage Range:	0–8 Vdc
Logic High Threshold:	≥2.8 Vdc
Logic Low Threshold:	≤0.8 Vdc
Input Impedance:	2.5 kΩ

IRIG-B Input—BNC Connector

Input:	Demodulated IRIG-B
Rated Voltage:	5 Vdc
Operational Voltage Range:	0–8 Vdc
Logic High Threshold:	≥2.8 Vdc
Logic Low Threshold:	≤0.8 Vdc
Input Impedance:	>1 kΩ
Rated Insulation Voltage:	150 Vdc

PTP—Ethernet Port 5A, 5B

Input:	IEEE 1588 PTPv2
Profiles:	Default, C37.238-2011 (Power Profile)
Synchronization Accuracy:	±100 ns @ 1-second synchronization intervals when communicating directly with master clock

Operating Temperature

–40° to +85°C (–40° to +185°F)

Note: LCD contrast impaired for temperatures below –20° and above +70°C

Humidity

5% to 95% without condensation

Overvoltage Category

Category II

Insulation Class

I

Pollution Degree

2

Weight (Maximum)

4U Rack Unit:	10.3 kg (22.8 lb)
5U Rack Unit:	12.0 kg (26.4 lb)
6U Rack Unit:	13.4 kg (29.6 lb)

Terminal Connections

Rear Screw-Terminal Tightening Torque, #8 Ring Lug

Minimum:	1.0 Nm (9 in-lb)
Maximum:	2.0 Nm (18 in-lb)

User terminals and stranded copper wire should have a minimum temperature rating of 105°C. Ring terminals are recommended.

Wire Sizes and Insulation

Wire sizes for grounding (earthing), current, voltage, and contact connections are dictated by the terminal blocks and expected load currents. You can use the following table as a guide in selecting wire sizes. The grounding conductor should be as short as possible and sized equal to or greater than any other conductor connected to the device, unless otherwise required by local or national wiring regulations.

Connection Type	Min. Wire Size	Max. Wire Size
Grounding (Earthing) Connection	14 AWG (2.5 mm^2)	N/A
Current Connection	16 AWG (1.5 mm^2)	10 AWG (5.3 mm^2)
Potential (Voltage) Connection	18 AWG (0.8 mm^2)	14 AWG (2.5 mm^2)
Contact I/O	18 AWG (0.8 mm^2)	10 AWG (5.3 mm^2)
Other Connection	18 AWG (0.8 mm^2)	10 AWG (5.3 mm^2)

Type Tests

Installation Requirements

Overvoltage Category: 3

Pollution Degree: 2

Safety

Product Standards
IEC 60255-27:2013
IEEE C37.90-2005
21 CFR 1040.10

Dielectric Strength:
IEC 60255-27:2013, Section 10.6.4.3
2.5 kVac, 50/60 Hz for 1 min: analog inputs, contact outputs, digital inputs
3.6 kVdc for 1 min: power supply, battery monitors
2.2 kVdc for 1 min: IRIG-B
1.1 kVdc for 1 min: Ethernet

Impulse Withstand:
IEC 60255-27:2013, Section 10.6.4.2
IEEE C37.90-2005
Common Mode:
±1.0 kV: Ethernet
±2.5 kV: IRIG-B
±5.0 kV: all other ports
Differential Mode:
0 kV: analog inputs, Ethernet, IRIG-B, digital inputs
±5.0 kV: standard contact outputs, power supply battery monitors
+5.0 kV: hybrid contact outputs

Insulation Resistance:
IEC 60255-27:2013, Section 10.6.4.4
>100 MΩ @ 500 Vdc

Protective Bonding:
IEC 60255-27:2013, Section 10.6.4.5.2
<0.1 Ω @ 12 Vdc, 30 A for 1 min

Object Penetration:
IEC 60529:2001 + CRGD:2003
Protection Class: IP30

Max Temperature of Parts and Materials:
IEC 60255-27:2013, Section 7.3

Flammability of Insulating Materials:
IEC 60255-27:2013, Section 7.6
Compliant

Laser Safety:
IEC 60825-1:2007
21 CFR 1040.10 Class 1

Electromagnetic (EMC) Immunity

Product Standards:
IEC 60255-26:2013
IEC 60255-27:2013
IEEE C37.90-2005

Surge Withstand Capability (SWC):
IEC 61000-4-18:2006 + A:2010
IEEE C37.90.1-2012
Slow Damped Oscillatory, Common and Differential Mode:
±1.0 kV
±2.5 kV
Fast Transient, Common and Differential Mode:
±4.0 kV

Electrostatic Discharge (ESD):
IEC 61000-4-2:2008
IEEE C37.90.3-2001
Contact:
±8 kV
Air Discharge:
±15 kV

Radiated RF Immunity:
IEEE C37.90.2-2004
IEC 61000-4-3:2006 + A1:2007 + A2:2010
20 V/m (>35 V/m, 80% AM, 1 kHz)
Sweep: 80 MHz to 1 GHz
Spot: 80, 160, 450, 900 MHz
10 V/m (>15 V/m, 80% AM, 1 kHz)
Sweep: 80 MHz to 1 GHz
Sweep: 1.4 GHz to 2.7 GHz
Spot: 80, 160, 380, 450, 900, 1850, 2150 MHz

Electrical Fast Transient Burst (EFTB):
IEC 61000-4-4:2012
Zone A:
±2 kV: communication ports
±4 kV: all other ports

Surge Immunity:
IEC 61000-4-5:2005
Zone A:
±2 kV_{L-L}
±4 kV_{L-E}
±4 kV: communication ports (Ethernet)
Note: Cables connected to EIA-422, G.703, EIA-232, and IRIG-B communications ports shall be less than 10 m in length for Zone A compliance.
Zone B:
±1 kV_{L-L}: 24–48 Vdc power supply
±2 kV_{L-E}: 24–48 Vdc power supply
±2 kV: communication ports (except Ethernet)
Note: Cables connected to EIA-232 communications ports shall be less than 10 m in length for Zone B compliance.

Conducted Immunity:
IEC 61000-4-6:2013
20 V/m; (>35 V/m, 80% AM, 1 kHz)
Sweep: 150 kHz–80 MHz
Spot: 27, 68 MHz

Power Frequency Immunity (DC Inputs):
IEC 61000-4-16:2015
Zone A:
Differential: 150 V_{RMS}
Common Mode: 300 V_{RMS}

Power Frequency Magnetic Field:
IEC 61000-4-8:2009
Level 5:
100 A/m; ≥60 seconds; 50/60 Hz
1000 A/m 1 to 3 seconds; 50/60 Hz
Note: 50G1P ≥0.05 (ESS = N, 1, 2)
50G1P ≥0.1 (ESS = 3, 4)

Power Supply Immunity:	IEC 61000-4-11:2004 IEC 61000-4-17:1999/A1:2001/A2:2008 IEC 61000-4-29:2000 AC Dips & Interruptions Ripple on DC Power Input DC Dips & Interruptions Gradual Shutdown/Startup (DC only) Discharge of Capacitors Slow Ramp Down/Up Reverse Polarity (DC only)
Damped Oscillatory Magnetic Field:	IEC 61000-4-10:2016 Level 5: 100 A/m

EMC Compatibility

Product Standards:	IEC 60255-26:2013 47 CFR ICES-003
Emissions:	IEC 60255-26:2013, Section 7.1 47 CFR Part 15.109 47 CFR Part 15.107 ICES-003, Issue 6 Radiated: Class A Conducted: Class A

Environmental

Product Standards:	IEC 60255-27:2013
Cold, Operational:	IEC 60068-2-1:2007 Test Ad: 16 hours at –40°C
Cold, Storage:	IEC 60068-2-1:2007 Test Ad: 16 hours at –40°C
Dry Heat, Operational:	IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C
Dry Heat, Storage:	IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C
Damp Heat, Cyclic:	IEC 60068-2-30:2005 Test Db: +25°C to +55°C, 6 cycles (12 + 12-hour cycle), 95% RH
Damp Heat, Steady State:	IEC 60068-2-78:2013 Severity: 93% RH, +40°C, 10 days
Cyclic Temperature:	IEC 60068-2-14:2009 Test Nb: –40 °C to +80°C, 5 cycles
Vibration Resistance:	IEC 60255-21-1:1988 Class 2 Endurance, Class 2 Response
Shock Resistance:	IEC 60255-21-2:1988 Class 1 Shock Withstand, Class 1 Bump Withstand, Class 2 Shock Response
Seismic:	IEC 60255-21-3:1993 Class 2 Quake Response

Reporting Functions

Traveling-Wave Fault Location

Application:	Two terminal lines with high-accuracy time sources
Type:	Type D (double-ended)
Sampling Rate:	1.5625 MHz
Accuracy:	±25 meters for a step change in current applied simultaneously to both relays
Output Format:	Binary COMTRADE

High-Resolution Data

Rate:	8000 samples/second 4000 samples/second 2000 samples/second 1000 samples/second
Output Format:	Binary COMTRADE

Note: Per IEEE Std C37.111-1999 and C37.111-2013, Common Format for Transient Data Exchange (COMTRADE) for Power Systems.

Event Reports

Resolution:	8- or 4-samples/cycle

Event Summary

Storage:	100 summaries

Breaker History

Storage:	128 histories

Sequential Events Recorder

Storage:	1000 entries
Trigger Elements:	250 relay elements
Resolution:	0.5 ms for contact inputs 1/8 cycle for all elements

Processing Specifications

AC Voltage and Current Inputs

8000 samples per second, 3 dB low-pass analog filter cut-off frequency of 3000 Hz

Digital Filtering

Full-cycle cosine and half-cycle Fourier filters after low-pass analog and digital filtering

Protection and Control Processing

8 times per power system cycle

Synchrophasors

Maximum data rate in messages per second

IEEE C37.118 Protocol:	60 (nominal 60 Hz system) 50 (nominal 50 Hz system)
SEL Fast Message Protocol:	20 (nominal 60 Hz system) 10 (nominal 50 Hz system)

Control Points

32 remote bits
32 local control bits
32 latch bits in protection logic
32 latch bits in automation logic

Relay Element Pickup Ranges and Accuracies

Line Current Differential (87L) Elements

87L Enable Levels

Unrestraint Differential Element Setting Range:	OFF, 3.0 to 15 per unit, 0.1 pu steps
Phase Setting Range (Normal):	OFF, 0.10 to 2 per unit, 0.01 pu steps
Phase Setting Range (Secure):	OFF, 0.10 to 2 per unit, 0.01 pu steps

Negative-Sequence

Setting Range (Normal):	OFF, 0.10 to 2.00 per unit, 0.01 pu steps
Setting Range (Secure):	OFF, 0.10 to 2.00 per unit, 0.01 pu steps

Zero-Sequence

Setting Range (Normal): OFF, 0.10 to 2.00 per unit, 0.01 pu steps

Setting Range (Secure): OFF, 0.10 to 2.00 per unit, 0.01 pu steps

Accuracy: ±3% ±0.01 I_{NOM}

Restraint Characteristics

Outer Radius (Phase, Negative-Sequence, Zero-Sequence)

Radius Range (Normal): 1.2 to 8 in steps of 0.01 (unitless)

Radius Range (Secure): 1.2 to 8 in steps of 0.01 (unitless)

Angle Range (Normal): 90–270° in steps of 1°

Angle Range (Secure): 90–270° in steps of 1°

Accuracy: ±5% of radius setting
±3° of angle setting

Line-Charging Current Compensation

Positive-Sequence Line Susceptance Setting Range: 0.00 to 250 mS, 0.01 mS steps

Zero-Sequence Line Susceptance Setting Range: 0.00 to 100 mS, 0.01 mS steps

In-Line Transformer

MVA Setting Range: 1 to 5,000, 1 MVA steps

Vector Group Compensation: 360°, 30° steps

Line-to-Line Setting Range: 1.00 to 1,000 kV, 0.01 kV steps

Harmonic Restraint: 2nd, 4th Setting Range: OFF, 5 to 100%, 1% steps

Harmonic Blocking: 2nd, 4th and 5th Setting Range: OFF, 5 to 100%, 1% steps

Mho Phase-Distance Elements

Zones 1–5 Impedance Reach

Setting Range

5 A Model: OFF, 0.05 to 64 Ω secondary, 0.01 Ω steps

1 A Model: OFF, 0.25 to 320 Ω secondary, 0.01 Ω steps

Sensitivity

5 A Model: 0.5 A_{P-P} secondary

1 A Model: 0.1 A_{P-P} secondary
(Minimum sensitivity is controlled by the pickup of the supervising phase-to-phase overcurrent elements for each zone.)

Accuracy (Steady State): ±3% of setting at line angle for SIR (source-to-line impedance ratio) <30
±5% of setting at line angle for 30 ≤SIR ≤60

Zone 1 Transient Overreach: <5% of setting plus steady-state accuracy

Relay Version -1 Maximum Operating Time: 0.8 cycle at 100% of reach and SIR = 1

Relay Version -0 Maximum Operating Time: 1.5 cycle at 100% of reach and SIR = 1

Quadrilateral Phase- Distance Elements

Zones 1–5 Impedance Reach

Quadrilateral Reactance Reach

5 A Model: OFF, 0.05 to 64 Ω secondary, 0.01 Ω steps

1 A Model: OFF, 0.25 to 320 Ω secondary, 0.01 Ω steps

Quadrilateral Resistance Reach

Zones 1, 2, and 3
5 A Model: OFF, 0.05 to 50 Ω secondary, 0.01 Ω steps

Zones 1, 2, and 3
1 A Model: OFF, 0.25 to 250 Ω secondary, 0.01 Ω steps

Zones 4 and 5
5 A Model: OFF, 0.05 to 150 Ω secondary, 0.01 Ω steps

Zones 4 and 5
1 A Model: OFF, 0.25 to 750 Ω secondary, 0.01 Ω steps

Sensitivity

5 A Model: 0.5 A secondary

1 A Model: 0.1 A secondary

Accuracy (Steady State): ±3% of setting at line angle for SIR <30
±5% of setting at line angle for 30 ≤SIR ≤60

Transient Overreach: <5% of setting *plus* steady-state accuracy

Relay Version -1 Maximum Operating Time: 1.0 cycle at 70% of reach and SIR = 1

Relay Version -0 Maximum Operating Time: 1.5 cycle at 70% of reach and SIR = 1

Mho Ground-Distance Elements

Zones 1–5 Impedance Reach

Mho Element Reach

5 A Model: OFF, 0.05 to 64 Ω secondary, 0.01 Ω steps

1 A Model: OFF, 0.25 to 320 Ω secondary, 0.01 Ω steps

Sensitivity

5 A Model: 0.5 A secondary

1 A Model: 0.1 A secondary
(Minimum sensitivity is controlled by the pickup of the supervising phase and residual overcurrent elements for each zone.)

Accuracy (Steady State): ±3% of setting at line angle for SIR <30
±5% of setting at line angle for 30 ≤SIR ≤60

Zone 1 Transient Overreach: <5% of setting *plus* steady-state accuracy

Relay Version –1 Maximum Operating Time: 0.8 cycle at 100% of reach and SIR = 1

Relay Version –0 Maximum Operating Time: 1.5 cycle at 100% of reach and SIR = 1

Quadrilateral Ground-Distance Elements

Zones 1–5 Impedance Reach

Quadrilateral Reactance Reach

5 A Model: OFF, 0.05 to 64 Ω secondary, 0.01 Ω steps

1 A Model: OFF, 0.25 to 320 Ω secondary, 0.01 Ω steps

Quadrilateral Resistance Reach

Zones 1, 2, and 3
5 A Model: OFF, 0.05 to 50 Ω secondary, 0.01 Ω steps

Zones 1, 2, and 3
1 A Model: OFF, 0.25 to 250 Ω secondary, 0.01 Ω steps

Zones 4 and 5
5 A Model: OFF, 0.05 to 150 Ω secondary, 0.01 Ω steps

Zones 4 and 5
1 A Model: OFF, 0.25 to 750 Ω secondary, 0.01 Ω steps

Sensitivity

5 A Model:	0.5 A secondary
1 A Model:	0.1 A secondary (Minimum sensitivity is controlled by the pickup of the supervising phase and residual overcurrent elements for each zone.)
Accuracy (Steady State):	±3% of setting at line angle for SIR < 30 ±5% of setting at line angle for 30 ≤SIR ≤60
Transient Overreach:	<5% of setting plus steady-state accuracy
Relay Version -1 Maximum Operating Time:	1.0 cycle at 70% of reach and SIR = 1
Relay Version -0 Maximum Operating Time:	1.5 cycle at 70% of reach and SIR = 1

Instantaneous/Definite-Time Overcurrent Elements

Phase, Residual Ground, and Negative-Sequence

Pickup Range

5 A Model:	OFF, 0.25–100.00 A secondary, 0.01 A steps
1 A Model:	OFF, 0.05–20.00 A secondary, 0.01 A steps

Accuracy (Steady State)

5 A Model:	±0.05 A plus ±3% of setting
1 A Model:	±0.01 A plus ±3% of setting
Transient Overreach:	<5% of pickup
Time Delay:	0.00–16000.00 cycles, 0.125 cycle steps
Timer Accuracy:	±0.125 cycle plus ±0.1% of setting
Maximum Operating Time:	1.5 cycles

High-Speed Directional Overcurrent Elements

Ground and Phase

Pickup Range

5 A Model:	OFF, 0.25–100 A secondary, 0.01 A steps
1 A Model:	OFF, 0.05–20 A secondary, 0.01 A steps
Transient Overreach:	5% of pickup
Maximum Operating Time:	0.75 cycles

Time-Overcurrent Elements

Pickup Range

5 A Model:	0.25–16.00 A secondary, 0.01 A steps
1 A Model:	0.05–3.20 A secondary, 0.01 A steps

Accuracy (Steady State)

5 A Model:	±0.05 A plus ±3% of setting
1 A Model:	±0.01 A plus ±3% of setting

Time Dial Range

U.S.:	0.50–15.00, 0.01 steps
IEC:	0.05–1.00, 0.01 steps
Curve Timing Accuracy:	±1.50 cycles plus ±4% of curve time (for current between 2 and 30 multiples of pickup)
Reset:	1 power cycle or Electromechanical Reset Emulation time

Ground-Directional Elements

Neg.-Seq. Directional Impedance Threshold (Z2F, Z2R)

5 A Model:	–64 to 64 Ω
1 A Model:	–320 to 320 Ω

Zero-Seq. Directional Impedance Threshold (Z0F, Z0R)

5 A Model:	–64 to 64 Ω
1 A Model:	–320 to 320 Ω

Supervisory Overcurrent Pickup 50FP, 50RP

5 A Model:	0.25 to 5.00 A 3I0 secondary 0.25 to 5.00 A 3I2 secondary
1 A Model:	0.05 to 1.00 A 3I0 secondary 0.05 to 1.00 A 3I2 secondary

Directional Power Elements

Pickup Range

5 A Model:	–20000.00 to 20000 VA, 0.01 VA steps
1 A Model:	–4000.00 to 4000 VA, 0.01 VA steps
Accuracy (Steady State):	±5 VA plus ±3% of setting at nominal frequency and voltage
Time-Delay:	0.00–16000.00 cycles, 0.25 cycle steps
Timer Accuracy:	±0.25 cycle plus ±0.1% of setting

Under- and Overvoltage Elements

Pickup Ranges:	Phase elements: 1–200 V secondary, 1 V steps
Phase-to-Phase Elements:	1.0–300.0 V secondary, 0.1 V steps
Accuracy (Steady State):	±1 V plus ±5% of setting
Transient Overreach:	<5% of pickup

Under- and Overfrequency Elements

Pickup Range:	40.01–69.99 Hz, 0.01 Hz steps
Accuracy, Steady State Plus Transient:	±0.005 Hz for frequencies between 40.00 and 70.00 Hz
Maximum Pickup/Dropout Time:	3.0 cycles
Time-Delay Range:	0.04–400.0 s, 0.01 s increments
Time-Delay Accuracy:	±0.1% ± 0.0042 s
Pickup Range, Undervoltage Blocking:	20.00–200.00 V_{LN} (Wye)
Pickup Accuracy, Undervoltage Blocking:	±2% ± 2 V

Optional RTD Elements (Models Compatible With SEL-2600A RTD Module)

12 RTD Inputs via SEL-2600 RTD Module and SEL-2800 Fiber-Optic Transceiver

Monitor Ambient or Other Temperatures

PT 100, NI 100, NI 120, and CU 10 RTD-Types Supported, Field Selectable

As long as 500 m Fiber-Optic Cable to SEL-2600 RTD Module

Breaker-Failure Instantaneous Overcurrent

Setting Range

5 A Model:	0.50–50.0 A, 0.01 A steps
1 A Model:	0.10–10.0 A, 0.01 A steps

Accuracy

5 A Model:	±0.05 A plus ±3% of setting
1 A Model:	±0.01 A plus ±3% of setting
Transient Overreach:	<5% of setting
Maximum Pickup Time:	1.5 cycles
Maximum Reset Time:	1 cycle

Timers Setting Range:	0–6000 cycles, 0.125 cycle steps (All but BFIDO*n*, BFISP*n*) 0–1000 cycles, 0.125 cycle steps (BFIDO*n*, BFISP*n*)
Time Delay Accuracy:	0.125 cycle plus ±0.1% of setting

Synchronism-Check Elements

Slip Frequency Pickup Range:	0.005–0.500 Hz, 0.001 Hz steps
Slip Frequency Pickup Accuracy:	±0.0025 Hz plus ±2% of setting
Close Angle Range:	3–80°, 1° steps
Close Angle Accuracy:	±3°

Load-Encroachment Detection

Setting Range	
5 A Model:	0.05–64 Ω secondary, 0.01 Ω steps
1 A Model:	0.25–320 Ω secondary, 0.01 Ω steps
Forward Load Angle:	–90° to +90°
Reverse Load Angle:	+90° to +270°
Accuracy	
Impedance Measurement:	±3%
Angle Measurement:	±2°

Out-of-Step Elements

Blinders (R1) Parallel to the Line Angle	
5 A Model:	0.05 to 140 Ω secondary –0.05 to –140 Ω secondary
1 A Model:	0.25 to 700 Ω secondary –0.25 to –700 Ω secondary
Blinders (X1) Perpendicular to the Line Angle	
5 A Model:	0.05 to 96 Ω secondary –0.05 to –96 Ω secondary
1 A Model:	0.25 to 480 Ω secondary –0.25 to –480 Ω secondary
Accuracy (Steady State)	
5 A Model:	±5% of setting plus ±0.01 A for SIR (source to line impedance ratio) <30 ±10% of setting plus ±0.01 A for 30 ≤SIR ≤60
1 A Model:	±5% of setting plus ±0.05 A for SIR (source to line impedance ratio) <30 ±10% of setting plus ±0.05 A for 30 ≤SIR ≤60
Transient Overreach:	<5% of setting *plus* steady-state accuracy
Positive-Sequence Overcurrent Supervision	
Setting Range	
5 A Model:	1.0–100.0 A, 0.01 A steps
1 A Model:	0.2–20.0 A, 0.01 A steps
Accuracy	
5 A Model:	±3% of setting plus ±0.05 A
1 A Model:	±3% of setting plus ±0.01 A
Transient Overreach:	<5% of setting

Bay Control

Breakers:	2 (control), 3rd indication
Disconnects (Isolators):	10 (maximum)
Timers Setting Range:	1–99999 cycles, 1-cycle steps
Time-Delay Accuracy:	±0.1% of setting, ±0.125 cycle

Timer Specifications

Breaker Failure:	0–6000 cycles, 0.125 cycle steps (All but BFIDO*n*, BFISP*n*) 0–1000 cycles, 0.125 cycle steps (BFIDO*n*, BFISP*n*)
Communications-Assisted Tripping Schemes:	0.000–16000 cycles, 0.125 cycle steps
Out-of-Step Timers	
OSBD, OSTD:	0.500–8000 cycles, 0.125 cycle steps
UBD:	0.500–120 cycles, 0.125 cycle steps
Pole-Open Timer:	0.000–60 cycles, 0.125 cycle steps
Recloser:	1–99999 cycles, 1 cycle steps
Switch-Onto-Fault	
CLOEND, 52AEND:	OFF, 0.000–16000 cycles, 0.125 cycle steps
SOTFD:	0.50–16000 cycles, 0.125 cycle steps
Synchronism-Check Timers	
TCLSBK1, TCLSBK2:	1.00–30.00 cycles, 0.25 cycle steps
Zone Time Delay:	0.000–16000 cycles, 0.125 cycle steps

Station DC Battery System Monitor Specifications

Rated Voltage:	24–250 Vdc
Operational Voltage Range:	0–300 Vdc
Sampling Rate:	DC1: 2 kHz DC2: 1 kHz
Processing Rate:	1/8 cycle
Operating Time:	<1.5 cycles (all elements except ac ripple) <1.5 seconds (ac ripple element)
Setting Range	
DC Settings:	1 Vdc steps (OFF, 15–300 Vdc)
AC Ripple Setting:	1 Vac steps (1–300 Vac)
Pickup Accuracy:	±3% ±2 Vdc (all elements except ac ripple) ±10% ±2 Vac (ac ripple element)

Metering Accuracy

All metering accuracy is at 20°C, and nominal frequency unless otherwise noted.

Currents

Phase Current Magnitude	
5 A Model:	±0.2% plus ±4 mA (2.5–15 A s)
1 A Model:	±0.2% plus ±0.8 mA (0.5–3 A s)
Phase Current Angle	
All Models:	±0.2° in the current range 0.5 • I_{NOM} to 3.0 • I_{NOM}
Sequence Currents Magnitude	
5 A Model:	±0.3% plus ±4 mA (2.5–15 A s)
1 A Model:	±0.3% plus ±0.8 mA (0.5–3 A s)
Sequence Current Angle	
All Models:	±0.3° in the current range 0.5 • I_{NOM} to 3.0 • I_{NOM}

Voltages

Phase and Phase-to-Phase Voltage Magnitude: ±0.1% (33.5–200 V_{L-N})

Phase and Phase-to-Phase Angle: ±0.5° (33.5–200 V_{L-N})

Sequence Voltage Magnitude: ±0.15% (33.5–200 V_{L-N})

Sequence Voltage Angle: ±0.5° (33.5–200 V_{L-N})

Frequency (Input 40–65 Hz)

Accuracy: ±0.01 Hz

Power and Energy

Real Power, P (MW), Three Phase

At 0.1 • I_{NOM}

Power Factor Unity: ±0.4%

Power Factor 0.5 Lag, 0.5 Lead: ±0.7%

At 1.0 • I_{NOM}

Power Factor Unity: ±0.4%

Power Factor 0.5 Lag, 0.5 Lead: ±0.4%

Reactive Power, Q (MVAR), Three Phase

At 0.1 • I_{NOM}

Power Factor 0.5 Lag, 0.5 Lead: ±0.5%

At 1.0 • I_{NOM}

Power Factor 0.5 Lag, 0.5 Lead: ±0.4%

Energy (MWh), Three Phase

At 0.1 • I_{NOM}

Power Factor Unity: ±0.5%

Power Factor 0.5 Lag, 0.5 Lead: ±0.7%

At 1.0 • I_{NOM}

Power Factor Unity: ±0.4%

Power Factor 0.5 Lag, 0.5 Lead: ±0.4%

Synchrophasors

Number of Synchrophasor Data Streams: 5

Number of Synchrophasors for Each Stream: 15 phase synchrophasors (6 voltage and 9 currents)
5 positive-sequence synchrophasors (2 voltage and 3 currents)

Number of User Analogs for Each Stream: 16 (any analog quantity)

Number of User Digitals for Each Stream: 64 (any Relay Word bit)

Synchrophasor Protocol: IEEE C37.118-2005, SEL Fast Message (Legacy)

Synchrophasor Data Rate: As many as 60 messages per second

Synchrophasor Accuracy:

Voltage Accuracy: ±1% Total Vector Error (TVE)
Range 30–150 V, f_{NOM} ±5 Hz

Current Accuracy: ±1% Total Vector Error (TVE)
Range (0.1–20) • I_{NOM} A, f_{NOM} ±5 Hz

Synchrophasor Data Recording: Records as much as 120 s
IEEE C37.232-2011 File Naming Convention

SECTION 2

Installation

The first steps in applying the relay are installing and connecting the relay. This section describes common installation features and particular installation requirements for the many physical configurations of the relay. You can order the relay in horizontal and vertical orientations, and in panel-mount and rack-mount versions. SEL also provides various expansion I/O (input/output) interface boards to tailor the relay to your specific needs.

To install and connect the relay safely and effectively, you must be familiar with relay configuration features and options and relay jumper configuration. You should carefully plan relay placement, cable connection, and relay communication. Consider the following when installing the relay:

- *Shared Configuration Attributes on page 2.1*
- *Plug-In Boards on page 2.10*
- *Jumpers on page 2.12*
- *Relay Placement on page 2.21*
- *Connection on page 2.22*
- *AC/DC Connection Diagrams on page 2.40*

It is also very important to limit access to the relay settings and control functions by using passwords. For information on relay access levels and passwords, see *Changing the Default Passwords in the Terminal on page 3.10 in the SEL-400 Series Relays Instruction Manual*.

For more introductory information on using the relay, see *Section 2: PC Software* and *Section 3: Basic Relay Operations in the SEL-400 Instruction Manual*.

Shared Configuration Attributes

There are common or shared attributes among the many possible configurations of relays. This section discusses the main shared features of the relay.

Relay Sizes

SEL produces the relay in horizontal and vertical rack-mount versions and horizontal and vertical panel-mount versions. Relay sizes correspond to height in rack units, U, where U is approximately 1.75 in or 44.45 mm. The relay is available in 4U, 5U, and 6U sizes.

Front-Panel Templates

The horizontal front-panel template shown in *Figure 2.1* is the same for all 4U, 5U, and 6U horizontal versions of the relay. The vertical front-panel template (shown in *Figure 2.1*) is the same for all 4U, 5U, and 6U vertical versions of the relay.

The relay front panel has three pockets for slide-in labels: one pocket for the target LED label, and two pockets for the operator control labels. *Figure 2.1* shows the front-panel pocket areas and openings for typical horizontal and vertical relay orientations; dashed lines denote the pocket areas. Refer to the instructions included in the Configurable Label kit for information on reconfiguring front-panel LED and pushbutton labels.




Figure 2.1 Horizontal Front-Panel Template (a); Vertical Front-Panel Template (b)

Rear Panels

Rear panels are identical for the horizontal and the vertical configurations of the relay. *Figure 2.2* is an example of a rear panel for a 4U relay with fixed terminal block analog inputs. See *Rear-Panel Layout on page 2.23* for representative 4U, 5U, and 6U relay rear panels.

Connector Types

Screw-Terminal Connectors—I/O and Monitor/Power

Connect to the relay I/O and Monitor/Power terminals on the rear panel through screw-terminal connectors. You can remove the entire screw-terminal connector from the back of the relay to disconnect relay I/O, dc battery monitor, and power without removing each wire connection. The screw-terminal connectors are keyed (see *Figure 2.28*), so you can replace the screw-terminal connector on the rear panel only at the location from which you removed the screw-terminal connector. In addition, the receptacle key prevents you from inverting the screw-terminal connector, making removal and replacement easier.

Secondary Circuit Connectors


Fixed Terminal Blocks

Connect PT and CT inputs to the fixed terminal blocks in the bottom row of the relay rear panel (see *Figure 2.2*).

You cannot remove these terminal blocks from the relay rear panel. These terminals offer a secure high-reliability connection for PT and CT secondaries.

Connectorized

The Connectorized SEL-411L relay features receptacles that accept plug-in/plug-out connectors for terminating PT and CT inputs; this requires ordering a wiring harness (SEL-WA0411L) with mating plugs and wire leads. *Figure 2.26* shows the relay 6U chassis with Connectorized CT and PT analog inputs (see *Connectorized on page 2.31* for more information).



(In a vertical-mount relay, the right rear side is at the top.)

Figure 2.2 Rear 4U Template, Fixed Terminal Block Analog Inputs

Secondary Circuits

The relay is a very low burden load on the CT secondaries and PT secondaries. For both the CT and PT inputs, the frequency range is 40–65 Hz.

The relay accepts two sets of three-phase currents from power system CT inputs:

- IAW, IBW, and ICW
- IAX, IBX, and ICX

For 5 A relays, the rated nominal input current, I_{NOM}, is 5 A. For 1 A relays, the rated nominal input current, I_{NOM}, is 1 A.

Input current for both relay types can range to 20 • I_{NOM}.

See *AC Current Inputs (Secondary Circuits) on page 1.14* for complete CT input specifications.

The relay also accepts two sets of three-phase, four-wire (wye) potentials from power system PT or CCVT (coupling-capacitor voltage transformer) secondaries:

- VAY, VBY, and VCY
- VAZ, VBZ, and VCZ

The nominal line-to-neutral input voltage for the PT inputs is 67 volts with a range of 0–300 volts. See *AC Voltage Inputs on page 1.14* for complete PT input specifications.

Some applications do not use all three phases of a source; for example, voltage synchronization sources can be single phase. See *Applications on page 1.9* for examples of connections to the potential inputs.

See *Secondary Circuit Connections on page 2.30* for information on connecting power system secondary circuits to these inputs.

Control Inputs

Optoisolated

The relay inputs on the optional I/O interface boards (INT2, INT7, INTC, INTD, or INTE I/O boards—see *Models and Options on page 1.5*), are fixed pickup threshold, optoisolated, control inputs. The pickup voltage level is determined for each board at ordering time.

NOTE: The INT2, INT7, INTC, INTD, and INTE I/O interface boards have optoisolated contact inputs that can be used in either polarity.

Use these inputs for monitoring change-of-state conditions of power system equipment. These high-isolation control inputs are ground-isolated circuits and are not polarity sensitive. In other words, the relay will detect input changes with voltage applied at either polarity.

Inputs can be independent or common. Independent inputs have two separate ground-isolated connections, with no internal connections among inputs. Common inputs share one input leg in common; all input legs of common inputs are ground-isolated. Each group of common inputs is isolated from all other groups.

Nominal current drawn by these inputs is 8 mA or less with 5 voltage options covering a wide range of voltages, as listed in *Control Inputs on page 1.15*. You can debounce the control input pickup delay and dropout delay separately for each input, or you can use a single debounce setting that applies to all the contact input pickup and dropout times—see *Global Settings on page 8.2*.

AC Control Signals

Optoisolated control inputs can be used with ac control signals, within the ratings shown in *Control Inputs on page 1.15*. Specific pickup and dropout time-delay settings are required to achieve the specified ac thresholds, as shown in *Table 2.1*.

It is possible to mix ac and dc control signal detection on the same interface board with optoisolated contact inputs, provided that the two signal types are not present on the same set of combined inputs. Use standard debounce time settings (usually the same value in both the pickup and dropout settings) for the inputs being used with dc control voltages.

Table 2.1 Required Settings for Use With AC Control Signals

Global Settings[a]	Description	Entry[b]	Relay Recognition Time for AC Control Signal State Change
IN*nmm*PU[c]	Pickup Delay	0.1250 cycles	0.625 cycles maximum (assertion)
IN3*mm*DO[c]	Dropout Delay	1.0000 cycle	1.1875 cycles maximum (deassertion)

[a] First set Global setting EICIS := Y to gain access to the individual input pickup and dropout timer settings.

[b] These are the only setting values that SEL recommends for detecting ac control signals. Other values may result in inconsistent operation.

[c] *mm* = number of available contact inputs depending on the type of board.

The recognition times listed in *Table 2.1* are only valid when:

- The ac signal applied is at the same frequency as the power system.
- The signal is within the ac threshold pickup ranges defined in *Optoisolated (Use With AC or DC Signals) on page 1.15*.
- The signal contains no dc offset.

The relay samples the optoisolated inputs at 2 kHz—see *Data Processing on page 7.23*.

Control Outputs

Control outputs from the relay include standard outputs, hybrid (high-current interrupting) outputs, and high-speed, high-current interrupting outputs. High-speed, high-current interrupting outputs are available only on the optional INTC or INTE I/O interface boards. An MOV (metal-oxide varistor) protects against excess voltage transients for each contact. Each output is individually isolated, except Form C outputs, which share a common connection between the NC (normally closed) and NO (normally open) contacts.

The relay updates control outputs eight times per cycle. Updating of relay control outputs does not occur when the relay is disabled. When the relay is re-enabled, the control outputs assume the state that reflects the present protection processing.

Standard Control Outputs

NOTE: You can use ac or dc circuits with standard control outputs.

The standard control outputs are “dry” Form A contacts rated for tripping duty. Ratings for standard outputs are 30 A make, 6 A continuous, and 0.5 A or less break (depending on circuit voltage). Standard contact outputs have a maximum voltage rating of 250 Vac/330 Vdc. Maximum break time is 6 ms (milliseconds) with a resistive load. The maximum pickup time for the standard control outputs is 6 ms. *Figure 2.3* shows a representative connection for a Form A standard control output on the main board I/O terminals.




Figure 2.3 Standard Control Output Connection

See *Control Outputs on page 1.14* for complete standard control output specifications.

Hybrid (High-Current Interrupting) Control Outputs

⚠CAUTION
Equipment damage can result from connecting ac circuits to hybrid (high-current interrupting) control outputs. Do not connect ac circuits to hybrid control outputs. Use only dc circuits with hybrid control outputs.

The hybrid (high-current interrupting) control outputs are polarity-dependent and are capable of interrupting high-current, inductive loads. Hybrid control outputs use an IGBT (Insulated Gate Bipolar Junction Transistor) in parallel with a mechanical contact to interrupt (break) highly inductive dc currents. The contacts can carry continuous current, while eliminating the need for heat sinking and providing security against voltage transients.

With any hybrid output, break time varies according to the L/R (circuit inductive/resistive) ratio. As the L/R ratio increases, the time needed to interrupt the circuit fully increases also. The reason for this increased interruption delay is that circuit current continues to flow through the output MOV after the output deasserts, until all of the inductive energy dissipates. Maximum dropout (break) time is 6 ms with a resistive load, the same as for the standard control outputs. The other ratings of these control outputs are similar to the standard control outputs, except that the hybrid outputs can break current as great as 10 A. Hybrid contact outputs have a maximum voltage rating of 330 Vdc.

The maximum pickup time for the hybrid control outputs is 6 ms. *Figure 2.4* shows a representative connection for a Form A hybrid control output on the main board I/O terminals.




Figure 2.4 Hybrid Control Output Connection

See *Section 1: Introduction and Specifications*, for complete hybrid control output specifications.

Short transient inrush current can flow at the closing of an external switch in series with open high-current interrupting contacts. This transient will not energize the circuits in typical relay-coil control applications (trip coils and close coils), and standard auxiliary relays will not pick up. However, an extremely sensitive digital input or light-duty, high-speed auxiliary relay can pick up for this condition. This false pickup transient occurs when the capacitance of the high-speed, high-current interrupting output circuitry charges (creating a momentary

short circuit that a fast, sensitive device sees as a contact closure). When using I/O boards other than INTE, avoid possible false pickups of the output contact by connecting an external resistor across the output contact (see the INTE high-speed, high-current interrupting and the INTC high-speed, high-current output discussions for more details).

High-Speed, High-Current Interrupting Polarity Sensitive Control Outputs

NOTE: You can use only dc circuits with high-speed, high-current interrupting polarity sensitive outputs.

In addition to the standard control outputs and the hybrid control outputs, the INTC and INTE I/O interface boards offer high-speed, high-current interrupting polarity sensitive control outputs. These control outputs have a resistive load pickup time of 10 μs (microseconds), which is much faster than the 6 ms pickup time of the standard and hybrid control outputs. The high-speed, high-current interrupting control outputs drop out at a maximum time of 8 ms. The maximum voltage rating is 330 Vdc. See *Control Outputs on page 1.14*, for complete high-speed, high-current interrupting control output specifications.

Figure 2.5 shows a representative connection for a Form A high-speed, high-current interrupting control output on the INTE I/O interface terminals.




Figure 2.5 High-Speed, High-Current Interrupting Control Output Connection, INTE

Figure 2.6 shows a representative connection for a Form A high-speed, high-current interrupting control output on the INTC I/O interface terminals. The HS marks are included to indicate that this is a high-speed control output.




Figure 2.6 High-Speed, High-Current Interrupting Control Output Connection, INTC

The INTE high-speed, high-current interrupting control output uses three terminal positions, while the INTC high-speed, high-current interrupting uses two. The third terminal of each INTE high-speed, high-current interrupting control output is connected to precharge resistors that can be used to mitigate transient inrush current conditions, as explained below. A similar technique can be used with INTC board high-speed, high-current interrupting control outputs using external resistors.

Short transient inrush current can flow at the closing of an external switch in series with open high-speed, high-current interrupting contacts. This transient will not energize the circuits in typical relay-coil control applications (trip coils

and close coils), and standard auxiliary relays will not pick up. However, an extremely sensitive digital input or light-duty, high-speed auxiliary relay can pick up for this condition. This false pickup transient occurs when the capacitance of the high-speed, high-current interrupting output circuitry charges (creating a momentary short circuit that a fast, sensitive device sees as a contact closure). A third terminal (03 in *Figure 2.7*) provides an internal path for precharging the high-speed, high-current interrupting output circuit capacitance when the circuit is open.




Figure 2.7 High-Speed, High-Current Interrupting Control Output Typical Terminals, INTE

Figure 2.8 shows some possible connections for this third terminal that will eliminate the false pickup transients when closing an external switch. In general, you must connect the third terminal to the dc rail (positive or negative) that is on the same side as the open external switch condition. If an open switch exists on either side of the output contact, then you can accommodate only one condition because two open switches (one on each side of the contact) defeat the precharge circuit.




Figure 2.8 Precharging Internal Capacitance of High-Speed, High-Current Interrupting Output Contacts, INTE

For wiring convenience, on the INTE I/O Interface Board, the precharge resistors shown in *Figure 2.7* are built-in to the I/O board, and connected to a third terminal. On the INTC I/O Interface Board, there are no built-in precharge resistors, and each high-speed, high-current interrupting control output has only two terminal connections.

IRIG-B Inputs

The relay has a regular IRIG timekeeping mode, and a high-accuracy IRIG (HIRIG) timekeeping mode. The IRIG-B serial data format consists of a 1-second frame containing 100 pulses divided into fields, from which the relay decodes the second, minute, hour, and day fields, and sets the internal time clock upon detecting valid time data in the IRIG time mode. There are two IRIG-B inputs on the relay rear panel, capable of supporting the HIRIG mode (also see *Figure 2.16*).

IRIG-B Pins of Serial Port 1

This IRIG-B input is capable of both modes of timekeeping. If the connected timekeeping source is qualified as high-accuracy, the relay enters the HIRIG mode, which has a timing accuracy of 1 µs.

IRIG-B BNC Connector

This IRIG-B input is capable of both modes of timekeeping. If the connected timekeeping source is qualified as high-accuracy, the relay enters the HIRIG mode, which has a timing accuracy of 1 µs. If IRIG-B is present on both Serial Port 1 and the BNC connector, the relay uses the IRIG-B signal from the BNC connection (if a signal is available).

Battery-Backed Clock

If relay input power is lost or removed, a lithium battery powers the relay clock, providing date and time backup. The battery is a 3 V lithium coin cell, Ray-O-Vac No. BR2335 or equivalent. If power is lost or disconnected, the battery discharges to power the clock. At room temperature (25°C), the battery will operate for approximately 10 years at rated load.

When the relay is operating with power from an external source, the self-discharge rate of the battery only is very small. Thus, battery life can extend well beyond the nominal 10-year period because the battery rarely discharges after the relay is installed. The battery cannot be recharged. *Figure 2.15* shows the clock battery location (at the front of the main board).

If the relay does not maintain the date and time after power loss, replace the battery.

Communications Interfaces

The relay has several communications interfaces you can use to communicate with other IEDs (intelligent electronic devices) via EIA-232 ports: **PORT 1**, **PORT 2**, **PORT 3**, and **PORT F**. See *Section 15: Communications Interfaces in the SEL-400 Series Relays Instruction Manual* for more information and options for connecting your relay to the communications interfaces.

An optional Ethernet card provides Ethernet capability for communication as well as line current differential protection. An Ethernet card gives the relay access to popular Ethernet networking standards including TCP/IP, FTP, Telnet,

DNP3, and IEC 61850 over local area and wide area networks (the Ethernet card with IEC 61850 support is available at purchase as a factory-installed option). For information on DNP3 applications, see *Section 15: Communications Interfaces in the SEL-400 Series Relays Instruction Manual*. For more information on IEC 61850 applications, see *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*.

The relay supports two general types of channels for line current differential communications: serial and Ethernet. See *87L Communication and Timing on page 5.100* for more information and options for connecting your relay to support line current differential communications interfaces.

Plug-In Boards

The relay is available in many input/output configuration options. The relay base model is a 4U chassis with one I/O, board (there are no I/O on the main board) and screw-terminal connector connections (see *Figure 2.2*). Other ordering options include versions of the relay in larger enclosures (5U and 6U) with all, partial, or no extra I/O boards installed.

NOTE: Ordering the 5U and 6U relays with partial I/O allows for future system expansion and future use of additional relay features.

Plug-in communications cards are also available for line current differential protection as well as communication. The optional Ethernet card is available at the time of purchase as a factory-installed option or as a factory-installed conversion to an existing relay.

I/O Interface Boards

You can choose among five input/output interface boards for the I/O slots of the 4U, 5U, and 6U chassis. The I/O interface boards are INT2, INT7, INTC, INTD, and INTE. *Figure 2.9–Figure 2.13* show the rear screw-terminal connectors associated with these interface boards.




Figure 2.9 INT2 I/O Interface Board




Figure 2.10 INTC I/O Interface Board (High Speed)




Figure 2.11 INTD I/O Interface Board (Standard)




Figure 2.12 INT7 I/O Interface Board




Figure 2.13 INTE I/O Interface Board

The I/O interface boards carry jumpers that identify the board location (see *Jumpers on page 2.12*).

I/O Interface Board Inputs

The INTC and INTD I/O interface board has two groups of nine (9) common contacts (18 total) and six (6) independent control inputs. The INT2, INT7, and INTE I/O interface boards have eight independent control inputs. All independent inputs are isolated from other inputs. These control inputs are optoisolated and hence are not polarity sensitive, i.e., the relay will detect input changes with voltage applied at either polarity, or ac signals when properly configured, (see *Optoisolated on page 2.4*).

⚠CAUTION
Substation battery systems that have either a high resistance to ground (greater than 10 kΩ) or are ungrounded when used in conjunction with many direct-coupled inputs can reflect a dc voltage offset between battery rails. Similar conditions can exist for battery monitoring systems that have high-resistance balancing circuits or floating grounds. For these applications, SEL provides optional ground-isolated (optoisolated) contact inputs. In addition, SEL has published an application advisory on this issue. Contact the factory for more information.

Table 2.2 is a comparison of the I/O board input capacities; the table also shows the absence of I/O inputs on the Main Board. See *Control Inputs on page 1.15* for complete control input specifications.

Table 2.2 I/O Interface Boards Control Inputs

Board	Independent Contact Pairs	Common Contacts
INT2[a]	8	
INT7[a]	8	
INTC[a]	6	Two sets of 9
INTD[a]	6	Two sets of 9
INTE[a]	8	
Main Board	0	0

[a] The INT2, INT7, INTC, INTD, and INTE control inputs are optoisolated and are not polarity sensitive.

I/O Interface Board Outputs

NOTE: Form A control outputs cannot be jumpered to Form B.

The I/O interface boards vary by the type and amount of output capabilities. *Table 2.3* lists the outputs of the I/O interface boards. Information about the standard and hybrid (high-current interrupting) control outputs is in *Control Outputs on page 2.5*.

Table 2.3 I/O Interface Boards Control Outputs

Board	Standard		High-Speed, High-Current Interrupting[a]	Hybrid[b]
	Form A	Form C	Form A	Form A
INT2	13	2		
INTC[c]	2		6	
INTD[d]	8			
INT7		2		13
INTE[e]			8	
Main Board	0	0		0

[a] High-Speed, High-Current Interrupting.
[b] High-Current Interrupting.
[c] INT4 with polarity sensitive outputs.
[d] INT4 with standard outputs.
[e] INT8 with polarity sensitive outputs.

Ethernet Card

You can add communications protocols to the relay by purchasing the Ethernet card option. Factory-installed in the rear relay **PORT 5**, the Ethernet card provides Ethernet ports for industrial applications that process data traffic between the relay and a LAN (local area network).

Jumpers

The relay contains jumpers that configure the relay for certain operating modes. The jumpers are located on the main board (the top board) and the I/O interface boards (one or two boards located immediately below the main board).

Main Board Jumpers

The jumpers on the main board of the relay perform these functions:

- Temporary/emergency password disable
- Circuit breaker and disconnect control enable

Figure 2.15 shows the positions of the main board jumpers. The main board jumpers are in two locations. The password disable jumper and circuit breaker control jumper are at the front of the main board. The serial port jumpers are on the EIA-232 card.

Password and Circuit Breaker Jumpers

⚠CAUTION
Do not install a jumper on positions A or D of the main board J18 header. Relay misoperation can result if you install jumpers on positions J18A and J18D.

You can access the password disable jumper and circuit breaker control jumper without removing the main board from the relay cabinet. Remove the relay front cover to view these jumpers (use appropriate ESD precautions). The password and circuit breaker jumpers are located on the front of the main board, immediately left of the power connector (see *Figure 2.14*).

There are four jumpers denoted D, BREAKER, PASSWORD, and A from left to right (position D is on the left). Position PASSWORD is the password disable jumper; position BREAKER is the circuit breaker control enable jumper. Positions D and A are for SEL use. *Figure 2.14* shows the jumper header with the circuit breaker/control jumper in the ON position and the password jumper in the OFF position; these are the normal jumper positions for an in-service relay. *Table 2.4* lists the jumper positions and functions.




Figure 2.14 Jumper Location on the Main Board

Table 2.4 Main Board Jumpers

Jumper	Jumper Location	Jumper Position[a]	Function
A	Front	OFF	For SEL use only
PASSWORD	Front	OFF	Enable password protection (normal and shipped position)
		ON	Disable password protection (temporary or emergency only)
BREAKER	Front	OFF	Disable circuit breaker commands (**OPEN** and **CLOSE**) and output **PULSE** commands[b]
		ON	Enable circuit breaker commands (**OPEN** and **CLOSE**) and output **PULSE** commands[b] (shipped position)
D	Front	OFF	For SEL use only

[a] ON is the jumper shorting both pins of the jumper. Place the jumper over one pin only for OFF.

[b] Also affects the availability of SCADA Control Messages and the front-panel LOCAL CONTROL > BREAKER CONTROL, and front-panel LOCAL CONTROL > OUTPUT TESTING screens.

The password disable jumper, PASSWORD, is for temporary or emergency suspension of the relay password protection mechanisms. Under no circumstances should you install the PASSWORD jumper on a long-term basis. To ensure the PASSWORD jumper, in particular, is not inadvertently left in the ON position, the relay asserts Relay Word bits PASSDIS and BRKENAB to indicate the presence of the password disable jumper (PASSDIS) and the breaker jumper (BRKENAB). The relay ships with password disable jumper PASSWORD OFF (passwords enabled).

The circuit breaker control enable jumper, BREAKER, supervises the **CLOSE *n*** command, the **OPEN *n*** command, the **PULSE OUT*nnn*** command, and front-panel local bit control. To use these functions, you must install Jumper BREAKER. The relay checks the status of the circuit breaker control jumper when you issue **CLOSE *n***, **OPEN *n***, **PULSE OUT*nnn***, and when you use the

front panel to close or open circuit breakers, control a local bit, or pulse an output. The relay ships with circuit breaker Jumper BREAKER OFF. For commissioning and testing of the relay contact outputs, it may be convenient to set BREAKER ON, so that the **PULSE OUT*nnn*** commands can be used to check output wiring. BREAKER must also be set ON if SCADA (DNP, Fast Operate, IEC 61850) control of the circuit breaker is required or if the LOCAL CONTROL > BREAKER CONTROL screens are going to be used.




Figure 2.15 Major Jumper and Connector Locations on the Main Board

Serial Port Jumpers

Place jumpers on the EIA-232 board to connect +5 Vdc to Pin 1 of each of the three rear-panel EIA-232 serial ports. The maximum current available from this Pin 1 source is 0.5 A. The Pin 1 source is useful for powering an external modem. *Table 2.5* describes the JMP1 and JMP2 positions. Refer to *Figure 2.16* for the locations of these jumpers. The relay ships with JMP1A, JMP2A, and JMP2B OFF (no +5 Vdc on Pin 1).

Table 2.5 Serial Port Jumpers

Jumper Label	Jumper A or Jumper B	Jumper Position[a]	Function
JMP1	A	OFF	Serial PORT 1, Pin 1 = not connected
		ON	Serial PORT 1, Pin 1 = +5 Vdc
	B	—	Not used
JMP2	A	OFF	Serial PORT 2, Pin 1 = not connected
		ON	Serial PORT 2, Pin 1 = +5 Vdc
	B	OFF	Serial PORT 3, Pin 1 = not connected
		ON	Serial PORT 3, Pin 1 = +5 Vdc

[a] ON is the jumper shorting both pins of the jumper. Place the jumper over one pin only for OFF.




Figure 2.16 Main Components of the EIA-232 Board, Showing the Location of Serial Port Jumpers JMP1 and JMP2

Changing Serial Port Jumpers

⚠DANGER
Contact with instrument terminals can cause electrical shock that can result in injury or death.

⚠WARNING
Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

You must remove the EIA-232 board to access the serial port jumpers. Perform the following steps to change the JMP1A, JMP2A, and JMP2B jumpers.

Step 1. Follow your company standard to remove the relay from service.

Step 2. Disconnect power from the relay.

Step 3. Retain the **GND** connection, if possible, and ground the equipment to an ESD mat.

Step 4. Unscrew the keeper screws and disconnect any serial cables connected to the **PORT 1**, **PORT 2**, and **PORT 3** rear-panel receptacles. Disconnect the IRIG-B cable from the BNC connector.

Step 5. Loosen the screws retaining the serial port plug-in card and remove the card.

Step 6. Locate the jumper you want to change (see *Figure 2.16*).

Step 7. Install or remove the jumper as needed (see *Table 2.5* for jumper position descriptions).

Step 8. Reinstall the relay EIA-232 board and tighten the keeper screws.

Step 9. Reconnect any serial cables that you removed from the **EIA-232 PORTS** in the disassembly process.

Step 10. Follow your company standard procedure to return the relay to service.

I/O Interface Board Jumpers

Jumpers on the I/O interface boards identify the particular I/O board configuration and I/O board control address. Five I/O interface boards are available: INT2, INT7, INTC, INTD, and INTE (see *I/O Interface Boards on page 2.10* for more information on these boards). The jumpers on these I/O interface boards are at the front of each board.




Figure 2.17 Major Jumper and Connector Locations on the INT2 I/O Board




Figure 2.18 Major Jumper and Connector Locations on the INTC I/O Board




Figure 2.19 Major Jumper and Connector Locations on the INTE I/O Board




Figure 2.20 Major Jumper and Connector Locations on the INT7 I/O Board

To confirm the positions of your I/O board jumpers, remove the front panel and visually inspect the jumper placements. *Table 2.6* lists the four jumper positions for I/O interface boards. Refer to *Figure 2.17–Figure 2.20* for the locations of these jumpers.

The I/O board control address has a hundreds-series prefix attached to the control inputs and control outputs for that particular I/O board chassis slot. A 4U chassis has a 200-addresses slot for inputs IN201, IN202, etc., and outputs OUT201, OUT202, etc. A 5U chassis has a 200-addresses slot and a 300-addresses slot. A 6U chassis has a 200-addresses slot, a 300-addresses slot, and a 400-addresses slot.

The drawout tray on which each I/O board is mounted is keyed. See *Installing Optional I/O Interface Boards on page 10.34 in the SEL-400 Series Relays Instruction Manual* for information on the key positions for the 200-addresses slot trays, 300-addresses slot trays, and 400-addresses slot trays.

Table 2.6 I/O Board Jumpers

I/O Board Control Address	JMP1A/ JMP49A[a]	JMP1B/ JMP49B[a]	JMP2A/ JMP50A[a]	JMP2B/ JMP50B[a]
2XX	OFF	OFF	OFF	OFF
3XX	ON	OFF	ON	OFF
4XX	OFF	ON	OFF	ON

[a] INTC and INTD I/O Interface Board jumper numbering.

Relay Placement

Proper placement of the relay helps make certain that you receive years of trouble-free power system protection. Use the following guidelines for proper physical installation of the relay.

Physical Location

You can mount the relay in a sheltered indoor environment (a building or an enclosed cabinet) that does not exceed the temperature and humidity ratings for the relay.

The relay is rated at Installation/Overvoltage Category II and Pollution Degree 2. This rating allows mounting the relay indoors or in an outdoor (extended) enclosure where the relay is protected against exposure to direct sunlight, precipitation, and full wind pressure, but neither temperature nor humidity are controlled.


You can place the relay in extreme temperature and humidity locations. The temperature range over which the relay operates is –40° to +85°C (–40° to +185°F). See *Operating Temperature on page 1.16* for more information. The relay operates in a humidity range from 5 percent to 95 percent, no condensation, and is rated for installation at a maximum altitude of 2000 m (6560 feet) above mean sea level.

Rack Mounting

When mounting the relay in a rack, use the reversible front flanges to either semiflush mount or projection mount the relay.

The semiflush mount gives a small panel protrusion from the relay rack rails of approximately 1.1 in. or 27.9 mm. The projection mount places the front panel approximately 3.5 in. or 88.9 mm in front of the relay rack rails.

See *Figure 2.21* for exact mounting dimensions for both the horizontal and vertical rack-mount relays. Use four screws of the appropriate size for your rack.



DIMENSION	ONE I/O BOARD (4U)	TWO I/O BOARD (5U)	THREE I/O BOARD (6U)
A	6.97 (177.0)	8.72 (221.5)	10.47 (265.9)
B	4.00 (101.6)	5.75 (146.0)	7.50 (190.5)
C	8.40 (213.4)	10.15 (257.8)	11.90 (302.3)
D	6.85 (174.0)	8.60 (218.4)	10.35 (262.9)
E	N/A	N/A	3.00 (76.2)

*ADD 0.30 (7.6) FOR CONNECTORIZED RELAYS

Figure 2.21 Chassis Dimensions

Panel Mounting

Place the panel-mount versions of the relay in a switchboard panel. See the drawings in *Figure 2.21* for panel cut and drill dimensions (these dimensions apply to both the horizontal and vertical panel-mount relay versions). Use the supplied mounting hardware to attach the relay.

Connection

⚠CAUTION
Insufficiently rated insulation can deteriorate under abnormal operating conditions and cause equipment damage. For external circuits, use wiring of sufficiently rated insulation that will not break down under abnormal operating conditions.

The relay is available in many different configurations, depending on the number and type of control inputs, control outputs, and analog input termination you specified at ordering. This subsection presents a representative sample of relay rear-panel configurations and the connections to these rear panels. Only horizontal chassis are shown; rear panels of vertical chassis are identical to horizontal chassis rear panels for each of the 4U, 5U, and 6U sizes.

When connecting the relay, refer to your company plan for wire routing and wire management. Be sure to use wire that is appropriate for your installation with an insulation rating of at least 90°C.

Rear-Panel Layout

Figure 2.22–Figure 2.26 show some of the available relay rear panels.

All relay versions have screw-terminal connectors for I/O, power, and battery monitor.

You can order the relay with fixed terminal blocks for the CT and PT connections, or you can order SEL Connectorized rear-panel configurations that feature plug-in/plug-out PT connectors and shorting CT connectors for relay analog inputs. *Figure 2.26* shows the Connectorized 6U horizontal configuration of the SEL-411L.

The screw-terminal connections for the INT2 and the INT7 I/O interface boards are the same. The INTE I/O interface board has control output terminals grouped in threes, with the fourth terminal as a blank additional separator (Terminals 4, 8, 12, 16, 20, 24, 28, and 32). The INTC high speed (marked **HS**) and INTE I/O interface boards both contain high-speed, high-current interrupting control outputs, but use a different terminal layout—see *Control Outputs on page 2.5* for details.

For more information on the I/O interface board control inputs and control outputs, see *I/O Interface Board Jumpers on page 2.16*.




Figure 2.22 5U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, INT2 (200 Slot) and INTE (300 Slot) Interface Boards




Figure 2.23 4U Rear, Main Board With 1300 nm IEEE C37.94 Fiber-Optic Serial Communications Card in Bay 1, EIA-422 Serial Communications Card in Bay 2, 10/100BASE-T and 100BASE-FX Ethernet Card in Bay 3, INT7 (200 Slot) Interface Board






Figure 2.24 5U Rear, Main Board With 850 nm IEEE C37.94 Fiber-Optic Card in Bay 1, EIA-422 Serial Communications Card in Bay 2, 10/100BASE-T and 100BASE-FX in Bay 3, Standard INTD (200 Slot) and INT 7 (300 Slot) Interface Boards



i5193d

Figure 2.25 4U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, High-Speed INTC (200 Slot) Interface Board



i6287a

Figure 2.26 6U Rear, Main Board With EIA-422 Serial Communications Card in Bay 1, 1550 nm Fiber-Optic Communications Card in Bay 2, Four 10/100BASE-T Port Ethernet Card in Bay 3, High-Speed INTC (200 Slot) Interface Board, INT 7 (300 Slot) Interface Board, INTE (400 Slot) Interface Board, Connectorized Terminal Blocks for Current and Voltage Inputs

Rear-Panel Symbols

There are important safety symbols on the rear of the relay (see *Figure 2.27*). Observe proper safety precautions when you connect the relay at terminals marked by these symbols. In particular, the danger symbol located on the rear panel corresponds to the following: *Contact with instrument terminals can cause electrical shock that can result in injury or death*. Be careful to limit access to these terminals.




Figure 2.27 Rear-Panel Symbols

Screw-Terminal Connectors

Terminate connections to the relay screw-terminal connectors with ring-type crimp lugs. Use a #8 ring lug with a maximum width of 0.360 in. (9.1 mm). The screws in the rear-panel screw-terminal connectors are #8-32 binding head, slotted, nickel-plated brass screws. Tightening torque for the terminal connector screws is 9 in-lb. to 18 in-lb. (1.0 Nm to 2.0 Nm).

You can remove the screw-terminal connectors from the rear of the relay by unscrewing the screws at each end of the connector block. Perform the following steps to remove a screw-terminal connector:

Step 1. Remove the connector by pulling the connector block straight out.

Note that the receptacle on the relay circuit board is keyed; you can insert each screw-terminal connector in only one location on the rear panel.

Step 2. To replace the screw-terminal connector, confirm that you have the correct connector and push the connector firmly onto the circuit board receptacle.

Step 3. Reattach the two screws at each end of the block.

Changing Screw-Terminal Connector Keying

You can rotate a screw-terminal connector so that the connector wire dress position is the reverse of the factory-installed position (for example, wires entering the relay panel from below instead of from above). In addition, you can move similar function screw-terminal connectors to other locations on the rear panel. To move these connectors to other locations, you must change the screw-terminal connector keying.

Inserts in the circuit board receptacles key the receptacles for only one screw-terminal connector in one orientation. Each screw-terminal connector has a missing web into which the key fits (see *Figure 2.28*).

If you want to move a screw-terminal connector to another circuit board receptacle or reverse the connector orientation, you must rearrange the receptacle keys to match the screw-terminal connector block. Use long-nosed pliers to move the keys.

Figure 2.32 shows the factory-default key positions.




Figure 2.28 Screw-Terminal Connector Keying




Figure 2.29 Rear-Panel Receptacle Keying

Grounding

Connect the grounding terminal (#Z31) labeled **GND** on the rear panel to a rack frame ground or main station ground for proper safety and performance.

This protective earthing terminal is in the lower right side of the relay panel. The symbol that indicates the grounding terminal is shown in *Figure 2.27*.

Use 12-10 AWG (4 mm^2–6 mm^2) or larger wire less than 6.6 feet (2 m) in length for this connection. This terminal connects directly to the internal chassis ground of the relay.

Power Connections

The terminals labeled **POWER** on the rear panel (**#Z29** and **#Z30**) must connect to a power source that matches the power supply characteristics that your relay specifies on the rear-panel serial number label. (See *Power Supply on page 1.14*, for complete power input specifications.) For the relay models that accept dc input, the serial number label specifies dc with the symbol shown in *Figure 2.27*.




Figure 2.30 Power Connection Area of the Rear Panel

NOTE: The combined voltages applied to the **POWER** and **MONITOR** terminals must not exceed 600 V (rms or dc).

The **POWER** terminals are isolated from chassis ground. Use 16-14 AWG (1.5 mm^2–2.1 mm^2) size wire to connect to the **POWER** terminals. Connection to external power must comply with IEC 60947-1 and IEC 60947-3 and must be identified as the disconnect device for the equipment.

Place an external disconnect device, switch/fuse combination, or circuit breaker in the **POWER** leads for the relay; this device must interrupt both the hot (**H/+**) and neutral (**N/–**) power leads. The current rating for the power disconnect circuit breaker or fuse must be 20 A maximum.

Operational power is internally fused by power supply fuse F1. *Table 2.7* lists the relay power supply fuse requirements. Be sure to use fuses that comply with IEC 127-2.

You can order the relay with one of two operational power input ranges listed in *Table 2.7*. Each supply voltage range represents a power supply ordering option.

Note that each power supply range covers two widely used nominal input voltages. The relay power supply operates from 30 Hz to 120 Hz when ac power is used for the **POWER** input.

Table 2.7 Fuse Requirements for the Power Supply

Rated Voltage	Operational Voltage Range	Fuse F1	Fuse Description
24–48 Vdc	18–60 Vdc	T5.0AH250V	5x20 mm, time-lag, 5.0 A, high break capacity, 250 V
48–125 V or 110–120 Vac	38–140 Vdc or 85–140 Vac (30–120 Hz)	T3.15AH250V	5x20 mm, time-lag, 3.15 A, high break capacity, 250 V
125–250 V or 110–240 Vac	85–300 Vdc or 85–264 Vac (30–120 Hz)		

The relay accepts dc power input for all power supply models. The 48–125 Vdc supply also accepts 110–120 Vac; the 125–250 Vdc supply also accepts 110–240 Vac. When connecting a dc power source, you must connect the source with the proper polarity, as indicated by the + (terminal #Z29) and – (terminal #Z30) symbols on the power terminals. When connecting to an ac power source, the + terminal #Z29 is hot (H), and the – terminal #Z30 is neutral (N).

Each model of the relay internal power supply exhibits low power consumption and a wide input voltage tolerance. For more information on the power supplies, see *Power Supply on page 1.14*.

Monitor Connections (DC Battery)

The relay monitors two dc battery systems. For information on the battery monitoring function, see *Station DC Battery System Monitor on page 7.10*.

NOTE: The combined voltages applied to the POWER and MONITOR terminals must not exceed 600 V (rms or dc).

Connect the positive lead of Battery System 1 to Terminal #Z25 and the negative lead of Battery System 1 to Terminal #Z26. (Usually Battery System 1 is also connected to the rear-panel POWER input terminals.) For Battery System 2, connect the positive lead to Terminal #Z27, and the negative lead to Terminal #Z28.

Secondary Circuit Connections

⚠CAUTION
Relay misoperation can result from applying anything other than specified secondary voltages and currents. Before making any secondary circuit connections, check the nominal voltage and nominal current specified on the rear-panel nameplate.

⚠DANGER
Contact with instrument terminals can cause electrical shock that can result in injury or death.

The relay has two sets of three-phase current inputs and two sets of three-phase voltage inputs. *Shared Configuration Attributes on page 2.1* describes these inputs in detail. The alert symbol and the word DANGER on the rear panel indicate that you should use all safety precautions when connecting secondary circuits to these terminals.

You can review metering data in an event report that results when you issue the **TRIGGER** command (see *Triggering Data Captures and Event Reports on page 9.6 in the SEL-400 Series Relays Instruction Manual*).

Fixed Terminal Blocks

Connect the secondary circuits to the Z terminal blocks on the relay rear panel. Note the polarity dots above the odd-numbered terminals #Z01, #Z03, #Z05, #Z07, #Z09, and #Z11 for CT inputs. Similar polarity dots are above the odd-numbered terminals #Z13, #Z15, #Z17, #Z19, #Z21, and #Z23 for PT inputs.

Connectorized

For the Connectorized SEL-411L, order the wiring harness kit, SEL-WA0411L. The wiring harness contains four prewired connectors for the relay current and voltage inputs. You can order the wiring harness with various wire sizes and lengths. Contact your local Technical Service Center or the SEL factory for ordering information.

Perform the following steps to install the wiring harness:

Step 1. Plug the CT shorting connectors into terminals #Z01–#Z06 for the IW inputs, and #Z07–#Z12 for the IX inputs, as appropriate.

Odd-numbered terminals are the polarity terminals.

Step 2. Secure the connector to the relay chassis with the two screws located on each end of the connector.

When you remove the CT shorting connector, pull straight away from the relay rear panel. As you remove the connector, internal mechanisms within the connector separately short each power system current transformer.

You can install these connectors in only one orientation.

Step 3. Plug the PT voltage connectors into terminals #Z13–#Z18 for the VY inputs, and #Z19–#Z24 for the VZ inputs, as appropriate.

Odd-numbered terminals are the polarity terminals. You can install these connectors in only one orientation.

Control Circuit Connections

You can configure the relay with many combinations of control inputs and control outputs. See *I/O Interface Boards on page 2.10* for information about I/O configurations. This subsection provides details about connecting these control inputs and outputs.

Control Inputs

NOTE: The combined voltages applied to the IN*nnn* and OUT*nnn* terminals must not exceed 600 V (rms or dc).

Table 2.2 lists the control inputs available with the relay.

Optoisolated

Optoisolated control inputs are not polarity sensitive. These inputs respond to voltage of either polarity, and can be used with ac control signals when properly configured.

Note that INTC and INTD I/O interface boards have two sets of nine inputs that share a common leg (see *Figure 2.10*).

Assigning

To assign the functions of the control inputs, see *Operating the Relay Inputs and Outputs on page 3.62 in the SEL-400 Series Relays Instruction Manual* for more details. You can also use QuickSet to set and verify operation of the inputs.

Control Outputs

The relay has three types of outputs:

- Standard outputs
- Hybrid (high-current interrupting) outputs
- High-speed, high-current interrupting polarity sensitive outputs

Table 2.3 lists the control outputs available with the relay.

See *Control Outputs on page 2.5* for more information.

You can connect the standard outputs in either ac or dc circuits. Connect the high-speed, high-current interrupting and hybrid (high-current interrupting) outputs to dc circuits only. The screw-terminal connector legends alert you about this requirement by showing polarity marks on the hybrid (high-current interrupting) contacts and polarity and HS marks on the high-speed, high-current interrupting contacts.

Alarm Output

The relay monitors internal processes and hardware in continual self-tests. Also see *Relay Self-Tests on page 10.24 in the SEL-400 Series Relays Instruction Manual*. If the relay senses an out-of-tolerance condition, the relay declares a Status Warning or a Status Failure. The relay signals a Status Warning by pulsing the HALARM Relay Word bit (hardware alarm) to a logical 1 for five seconds. For a status failure, the relay latches the HALARM Relay Word bit at logical 1.

To provide remote alarm status indication, connect the b contact of an output contact to your control system remote alarm input. *Figure 2.31* shows the configuration of the a and b contacts of control output OUT215, using INT2 as an example.




Figure 2.31 Control Output OUT215 (INT2)

Program OUT215 to respond to NOT HALARM by entering the following SELOGIC control equation with a communications terminal, with QuickSet.

OUT215 := **NOT HALARM**

When the relay is operating normally, the NOT HALARM signal is at logical 1 and the b contacts of control output OUT215 are open.

When a status warning condition occurs, the relay pulses the NOT HALARM signal to logical 0 and the b contacts of OUT215 close momentarily to indicate an alarm condition.

For a status failure, the relay disables all control outputs and the OUT215 b contacts close to trigger an alarm. Also, when relay power is off, the OUT215 b contacts close to generate a power-off alarm. See *Relay Self-Tests on page 10.24 in the SEL-400 Series Relays Instruction Manual* for information on relay self-tests.

The relay pulses the SALARM Relay Word bit for software programmed conditions; these conditions include settings changes, access level changes, alarming after three unsuccessful password entry attempts, and Ethernet firmware upgrade attempts.

The relay also pulses the BADPASS Relay Word bit after three unsuccessful password entry attempts.

You can add the software alarm SALARM to the alarm output by entering the following SELOGIC control equation.

OUT215 := **NOT (HALARM OR SALARM)**

Tripping and Closing Outputs

To assign the control outputs for tripping and closing, see *Setting Outputs for Tripping and Closing on page 3.68 in the SEL-400 Series Relays Instruction Manual*. In addition, you can use the **SET O** command (see *SET on page 9.7* for more details). You can also use the front panel to set and verify operation of the outputs (see *Set/Show on page 4.26 in the SEL-400 Series Relays Instruction Manual*).

IRIG-B Input Connections

The relay accepts a demodulated IRIG-B signal through two types of rear-panel connectors. These **IRIG-B** inputs are through the BNC connector labeled **TIME IRIG-B** or through Pin **4** (**+**) and Pin **6** (**-**) of the rear-panel 9-pin D-subminiature connector **PORT 1** (see *Communications Port Connections on page 2.34* for other DB-9 connector pinouts and additional details).

These inputs accept the dc shift time code generator output (demodulated) IRIG-B signal with positive edge on the time mark. For more information on IRIG-B and the relay, see *IRIG-B Inputs on page 2.9*.

The **PORT 1 IRIG-B** input connects to a 2.5 k Ω grounded resistor and goes through a single logic signal buffer. The **PORT 1 IRIG-B** is equipped with robust ESD and overvoltage protection but is not optically isolated. When you are using the **PORT 1** input, ensure that you connect Pins **4** and **6** with the proper polarity.

Where distance between the relay and the IRIG-B sending device exceeds the cable length recommended for conventional EIA-232 metallic conductor cables, you can use transceivers to provide isolation and to establish communication to remote locations.

Conventional fiber-optic and telephone modems do not support IRIG-B signal transmission. Use the SEL-2810 transceiver to provide long distance delivery of the IRIG-B signal to the relay. The SEL-2810 includes a channel for the IRIG-B time code. These transceivers enable you to synchronize time precisely from IRIG-B time code generators (such as the SEL-2032 Communications Processor) over a fiber-optic communications link.

Communications Port Connections

The relay has three rear-panel EIA-232 serial communications ports labeled **PORT 1**, **PORT 2**, and **PORT 3** and one front-panel port, **PORT F**. For information on serial communications, see *Establishing Communication on page 3.3*, *Serial Communication on page 15.2*, and *Serial Port Hardware Protocol on page 15.5 in the SEL-400 Series Relays Instruction Manual*.

In addition, the relay supports as many as two serial communications ports dedicated to the 87L function labeled as **Bay 1** and **Bay 2**.

The rear panel also features a **Port 5** for an optional Ethernet card. For additional information about communications topologies and standard protocols that are available in the relay, see *Ethernet Network Connections on page 2.39* in this section and *Section 15: Communications Interfaces*, *Section 16: DNP3 Communication*, and *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*.

The relay provides communications for the functions shown in *Table 2.8*.

Table 2.8 Communications Options

	Serial		Ethernet	
	Electrical	Fiber	Electrical	Fiber
87L current differential protection	Yes	Yes	Yes	Yes
Control and engineering data	Yes	Yes[a]	Yes	Yes
IRIG-B timekeeping	Yes	No	No	No
PTP timekeeping	No	No	Yes[b]	Yes[b]

[a] Connect one of the 28XX family products to the serial port.

[b] PTP timekeeping is only available on Ethernet Ports A and B.

Figure 2.32 shows the general four-card layout of the relay. **Bay 1** and **Bay 2** are for 87L current differential protection when using serial communication. The communications medium is either copper or fiber. **Bay 3** holds the card dedicated to Ethernet communication. There are four ports on this card: two for general engineering access (**Port 5C** and **Port 5D**) and two for 87L current differential protection when using Ethernet communication. **Bay 4** holds the three EIA-232 serial communications ports and the IRIG-B port.





Figure 2.32 Card Layout (Rear View of the Main Board)

Serial Ports

The relay serial communications ports use EIA-232 standard signal levels in a D-subminiature 9-pin (DB-9) connector. To establish communication between the relay and a DTE device (a computer terminal, for example) with a DB-9 connector, use an SEL-C234A cable. Alternatively, you can use an SEL-C662 cable to connect to a USB port.

Figure 2.33 shows the configuration of an SEL-C234A cable that you can use for basic ASCII and binary communication with the relay. A properly configured ASCII terminal, terminal emulation program, or QuickSet along with the SEL-C234A cable provide communication with the relay in most cases.



*DTE = Data Terminal Equipment (Computer, Terminal, etc.)

Figure 2.33 Relay to Computer—D-Subminiature 9-Pin Connector

Serial Cables

Using an improper cable can cause numerous problems or failure to operate, so you must be sure to specify the proper cable for application of your relay. Several standard SEL communications cables are available for use with the relay.

⚠CAUTION
Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.

The following list provides additional rules and practices you should follow for successful communication using EIA-232 serial communications devices and cables:

- Route communications cables well away from power and control circuits. Switching spikes and surges in power and control circuits can cause noise in the communications circuits if power and control circuits are not adequately separated from communications cables.
- Keep the length of the communications cables as short as possible to minimize communications circuit interference and also to minimize the magnitude of hazardous ground potential differences that can develop during abnormal power system conditions.
- Ensure that EIA-232 communications cable lengths never exceed 50 feet, and always use shielded cables for communications circuit lengths greater than 10 feet.
- Modems provide communication over long distances and give isolation from ground potential differences that are present between device locations (examples are the SEL-28XX-series transceivers).
- Lower data speed communication is less susceptible to interference and will transmit greater distances over the same medium than higher data speeds. Use the lowest data speed that provides an adequate data transfer rate.

87L Current Differential Ports

Serial Ports

The relay supports as many as two serial ports for current differential protection. These ports are in the **Bay 1** and **Bay 2** slots of the relay (see *Figure 2.32*) and support the current differential communications interface options listed in *Table 2.9*. You can order the relay with either card in either bay position, just one card in either bay position, or no serial cards at all. *Figure 2.34* shows an example with a G.703 card in **Bay 1** (Channel 1) position and an 850nm IEEE C37.94 fiber card in **Bay 2** (Channel 2) position.




Figure 2.34 G.703 Card in the Bay 1 Position and a 850nm IEEE C39.94 Fiber Card in the Bay 2 Position

See *Table 2.9* for the communications cards options.

Line Current Differential Communications Channel Interfaces


Bay 1 and/or **Bay 2** are factory configured as one of the options listed in *Table 2.9*. When the relay arrives, the channels are configured per your ordering options.

Table 2.9 Current Differential Communications Interface Options

Data Interface	Medium	Data Rate	Relay Connection	Maximum Point-to-Point Range
EIA-422	Electrical	64 k	DB-25 male	100 ft
CCITT G.703	Electrical	64 k	DB-25 male	100 ft
IEEE C37.94 Compliant	850 nm multimode fiber	64 k	ST	2 km
IEEE C37.94 Modulation	1300 nm single-mode fiber	64 k	ST	15 km
Direct Fiber	1300 nm multi- or single-mode fiber	64 k	ST	30 km; 80 km
Direct Fiber	1550 nm single-mode fiber	64 k	ST	120 km


Figure 2.35 and *Figure 2.36* depict the signal names, pinout and direction at the relay. All of the electrical 87L channel interface options on the relay are isolated from the chassis to at least 1500 V rms. To maintain that isolation, and to avoid ground loops, ground all cable shields only at the communications equipment.

See *87L Communication and Timing on page 5.100* for channel interface configuration settings, and for channel monitor settings.



* Ground cable shield at the multiplexer

Figure 2.35 Typical EIA-422 Interconnection



* Ground cable shield at the multiplexer

Figure 2.36 Typical G.703 Codirectional Interconnection




Figure 2.37 IEEE Standard C37.94 Fiber-to-Multiplexer Interface




Figure 2.38 1300 nm Direct Fiber Connection




Figure 2.39 1550 nm Direct Fiber Connection

Rear-Panel TX/RX LED

Each channel interface has two rear-panel LEDs that can help in the trouble-shooting of installation problems. The RX LED illuminates when the channel is enabled and receives packets from another relay. The RX LED extinguishes if the channel is impaired for any of the following.

- There are sufficient data errors to prevent the relay from recognizing the packet boundaries
- The receive data are entirely absent
- The externally supplied RX clock stops (in the case of an EIA-422 port)

Ethernet Network Connections

The optional Ethernet card for the relay can use either the connection on **Port C** or **Port D** to operate on a network. These ports can work together to provide a primary and backup interface. Other operating modes (FIXED and SWITCHED) are also available. The following list describes the Ethernet card port options.

- 10/100BASE-T. 10 Mbps or 100 Mbps communications using Cat 5 cable (category 5 twisted-pair) and RJ45 connector
- 100BASE-FX. 100 Mbps communications over multimode fiber-optic cable using LC connector

Ethernet Card Rear-Panel Layout

Rear-panel layouts for the three Ethernet card port configurations are shown in *Figure 2.40–Figure 2.42*.

⚠CAUTION
Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.

⚠WARNING
Do not perform any procedures or adjustments that this instruction manual does not describe.

⚠WARNING
Incorporated components, such as LEDs, transceivers, and laser emitters, are not user serviceable. Return units to SEL for repair or replacement.




Figure 2.40 Four 100BASE-FX Port Configuration




Figure 2.41 Four 10/100BASE-T Port Configuration




Figure 2.42 100BASE-FX and 10/100BASE-T Port Configuration

Twisted-Pair Networks

NOTE: Use caution with UTP cables as these cables do not provide adequate immunity to interference in electrically noisy environments unless additional shielding measures are employed.

While Unshielded Twisted Pair (UTP) cables dominate office Ethernet networks, Shielded Twisted Pair (STP) cables are often used in industrial applications. The relay Ethernet card is compatible with standard UTP cables for Ethernet networks as well as STP cables for Ethernet networks.

Typically UTP cables are installed in relatively low-noise environments including offices, homes, and schools. Where noise levels are high, you must either use STP cable or shield UTP using grounded ferrous raceways such as steel conduit.

Several types of STP bulk cable and patch cables are available for use in Ethernet networks. If noise in your environment is severe, you should consider using fiber-optic cables. We strongly advise against using twisted-pair cables for segments that leave or enter the control enclosure.

If you use twisted-pair cables, you should use care to isolate these cables from sources of noise to the maximum extent possible. Do not install twisted-pair cables in trenches, raceways, or wireways with unshielded power, instrumentation, or control cables. Do not install twisted-pair cables in parallel with power, instrumentation, or control wiring within panels, rather make them perpendicular to the other wiring.

You must use a cable and connector rated as Category 5 (Cat 5) to operate the twisted-pair interface (10/100BASE-T) at 100 Mbps. Because lower categories are becoming rare and because you may upgrade a 10 Mbps network to 100 Mbps, we recommend using all Cat 5 or better components.

Some industrial Ethernet network devices use 9-pin connectors for STP cables. The Ethernet card RJ45 connectors are grounded so you can ground the shielded cable using a standard, externally shielded jack with cables terminating at the Ethernet card.

AC/DC Connection Diagrams

You can apply the relay in many power system protection schemes. *Figure 2.43* shows one particular application scheme with connections that represent typical interfaces to the relay for a single circuit breaker connection. *Figure 2.44* depicts typical connections for a dual circuit breaker protection scheme.




Figure 2.43 Typical External AC/DC Connections—Single Circuit Breaker




Figure 2.44 Typical External AC/DC Connections—Dual Circuit Breaker

SECTION 3

Testing

NOTE: The relay checks that local and remote currents are consistent with those expected during a power system fault. This is done to secure the relay against communications problems. Refer to *Test Precautions on page 3.1* prior to testing to ensure that your test procedure is compatible with the relay internal logic.

This section contains guidelines for determining and establishing test routines for the relay. Follow the standard practices of your company in choosing testing philosophies, methods, and tools. *Section 10: Testing, Troubleshooting, and Maintenance in the SEL-400 Series Relays Instruction Manual* addresses the concepts related to testing. This section provides supplemental information specific to testing the SEL-411L relay.

Topics presented in this section include the following:

- *Test Precautions on page 3.1*
- *Test Mode on page 3.2*
- *Low-Level Test Interface on page 3.4*
- *Relay Test Connections on page 3.6*
- *Checking Relay Operation on page 3.9*
- *Technical Support on page 3.33*

The relay is factory calibrated; this section contains no calibration information. If you suspect that the relay is out of calibration, contact your Technical Service Center or the SEL factory.

Test Precautions

Errors during testing can lead to unwanted operation of power equipment. The default settings of the relay includes a Test Mode, which, when used in conjunction with your company test procedures, allows protection functions to be tested without the assertion of the output contacts.

The relay differential element is supervised by both local and remote disturbance detectors. An operation of the differential element that occurs without assertion of the disturbance detection logic and that resets before the relay trips will be flagged as an error (see *87L Watchdog Monitor on page 5.95* for details).

It is possible to test the differential element on an in-service line solely from one terminal using the **TEST 87L** command and selecting a characteristic test. A signal is sent to all remote relays to inhibit operation of the differential at the remote terminals. Be sure to restore line currents to the relay *prior* to terminating the **TEST 87L** command. Note that it is necessary to restore the line currents and terminate the **TEST 87L** command when switching between characteristic tests of the various elements (A, B, C, Q, and G).

When the relay is tested using the TEST MODE feature, the supervising logic is suppressed. It is recommended to use TEST MODE to prevent 87L watchdog operations. It is possible to test the relay without using TEST MODE. However, the tester must simulate a fault at each relay simultaneously.

Test Mode

The objective of the Test Mode is to allow all the protection functions to be thoroughly tested, but to avoid the output contacts to close. To this end, the relay supervises the output contacts used for breaker tripping and closing and for pilot scheme keying. *Table 3.1* shows the default Output settings. Notice the inclusion of Latch PLT04. This latch is programmed in an AND combination with Output Contacts OUT201, OUT202, OUT203 and OUT207.

Table 3.1 Test Mode Output Supervision Under Default Settings

OUT201	(3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP
OUT202	(3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP
OUT203	BK1CL AND NOT PLT04 #BREAKER CLOSE COMMAND
OUT204	KEY AND PLT02 AND NOT PLT04#KEY TX
OUT205	NA
OUT206	87TOUT
OUT207	PLT04 #RELAY TEST MODE
OUT215	NOT (SALARM OR HALARM)

To enter the Test Mode, press the front-panel pushbutton labeled **RELAY TEST MODE**. Pressing the pushbutton sets Protection Latch PLT04 and illuminates the pushbutton **LED** to indicate that the Test Mode is active. When PLT04 asserts, Output Contacts OUT201, OUT202 OUT203 and OUT207 are blocked. Note that if you intend to use the Test Mode as described here, then the supervising settings (PLT04) in the Output settings category must not be changed. If you remove PLT04 from the Output settings, the relay may issue a trip to a breaker during testing. If Test Mode is not used, then external test switches must be used to isolate the relay outputs from control circuits during testing.

TEST 87L Command

In general, this command provides two testing options: an 87L element characteristic test and a loopback test.

NOTE: The status commands STA A and CST will indicate if the relay is in 87L Test Mode.

Initiate an 87L test mode by typing the following relay command at Access Level B:

```
=>>TEST 87L <Enter>
```

An 87L test can be terminated by typing:

```
=>>TEST 87L OFF <Enter>
```

With the default settings, you can also terminate the test by pressing the front-panel pushbutton labeled **RELAY TEST MODE**. For security reasons, the E87L setting and the 87TMSUP setting supervise the **TEST 87L** command. Relay Word bit 87TMSUP asserts when the 87TMSUP SELOGIC control equation asserts to a logical 1. If this equation is true (and E87L = Y) then the **TEST 87L** command can be executed. If 87TMSUP is not asserted, and you type the **TEST 87L** command, the following message is generated:

```
87 Test Mode Supervision is not asserted, test aborted
 =>>
```

Similarly, if E87L = N, the following message is generated:

```
87L function not enabled, test aborted
 =>>
```

The default setting for 87TMSUP is PLT04—the same protection latch that is used to implement the relay Test Mode. As a result, the **TEST 87L** command cannot be executed unless the relay is already in Test Mode.

Instead of using PLT04 in the 87TMSUP SELOGIC control equation, you can use other functions such as a key switch wired to an input, for instance. If you do not want to supervise the **TEST 87L** command, then set 87TMSUP = 1 to permanently defeat the supervision. However, without PLT04 in the 87TMSUP SELOGIC control equation, pressing the pushbutton will not terminate the 87L TEST; you now have to terminate the test by typing in the **TEST 87L OFF** command.

The **TEST 87L** command also allows you to select the particular element to be tested (A, B, C, Q, or G) and allows either the normal or secure settings to be selected for the test. When testing using the **TEST 87L** command, the outputs from the 87LP, 87LQ, and 87LG elements are routed to the 87TOUT Relay Word bit as shown in *Figure 3.1*.




Figure 3.1 87TOUT Logic

This Relay Word bit is assigned by default to an output of the relay as shown in *Table 3.1*. This allows each element to be unambiguously monitored during testing.

Characteristic Test

Once in the test mode, you can select to test the characteristic or to do a channel loopback test. The characteristic mode is used to facilitate testing of the 87L characteristic or to prevent the 87L element from interfering when testing other protection functions.

Local Relay Behavior (Characteristic Test)

When doing the characteristic test at the local relay, the output of the differential element is blocked from driving the Trip Logic, effectively preventing the relay from closing its tripping contacts when the tested 87L operates. At the same time, the output of the element-under-test (87LA, 87LB, 87LC, 87LQ, or 87LG) is routed to the 87TOUT Relay Word bit. This Relay Word bit is assigned to OUT206 under the default settings as shown in *Table 3.1*. Note that other protection functions such as the distance elements are free to operate at the local terminal.

Remote Relay Behavior (Characteristic Test)

NOTE: The 87L TEST command can also be used to inhibit the 87L element entirely. This prevents local and remote operation of the 87L element during testing of other protection functions in the local relay.

When the characteristic test is active at the local relay, a signal is permanently keyed over the 87L channel(s) to all remote relay(s) to block the 87L element in those devices. Note that other protection functions such as the distance elements are free to operate at the remote terminals.

Loopback Test

The second option in the test mode is the loopback test. The 87L Test command can be used to facilitate loopback testing of communications channels to isolate a problem with a communications channel. When the loopback test is active, the relay substitutes the address of the remote relay with its own address to allow the 87L element to respond to the data transmitted by itself.

COM 87L Command

Use the **COM 87L** command to generate a report of the 87L communications alarms and statistics. This report covers three major areas: it provides the details of the 87L configuration and overall status, it provides current alarms and diagnostics for each channel, and it provides long-term characteristics for each channel. See *87L Communications Monitor on page 7.10* for more information on 87L communications monitor reports.

Low-Level Test Interface

You can test the relay in two ways: by applying low-magnitude ac voltage signals to the low-level test interface or by using secondary injection testing. This subsection describes the low-level test interface between the calibrated input module and the processing module.

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

The top circuit board is the relay main board and the bottom circuit board is the input module board. At the right side of the relay main board (the top board) is the processing module. The input to the processing module is a multipin connector, the analog or low-level test interface connection. This multipin connector is on the right side of the main board; for a locating diagram, see *Figure 2.15*.

Figure 3.2 shows the low-level interface connections. Note the nominal voltage levels, current levels, and scaling factors listed in *Figure 3.2* that you can apply to the relay. Never apply voltage signals greater than 6.6 Vp-p sinusoidal signal (2.33 Vrms) to the low-level test interface.

NOTE: The relay front, I/O, and CAL boards are not hot-swappable. Connecting or disconnecting boards while the relay is powered may have indeterminate results. De-energize the relay before altering any ribbon cable connections.

To use the low-level test interface, perform the following steps:

Step 1. Remove any cables connected to serial ports on the front panel.

Step 2. Loosen the four front-panel screws (they remain attached to the front panel), and remove the relay front panel.

Step 3. Remove the 34-pin ribbon cable from the front panel by pushing the extraction ears away from the connector.

Step 4. Remove the ribbon cable from the main board J12 receptacle.

Step 5. Substitute a test cable with the signals specified in *Figure 3.2*.

Step 6. Reconnect the cables removed in *Step 4* and replace the relay front-panel cover.

Step 7. Replace any cables previously connected to serial ports on the front panel.




Figure 3.2 Low-Level Test Interface

Use signals from the SEL-4000 Low-Level Relay Test System to test the relay processing module. Apply appropriate signals to the low-level test interface J12 from the SEL-4000 Relay Test System (see *Figure 3.2*). These signals simulate power system conditions, taking into account PT ratio and CT ratio scaling. Use relay metering to determine whether the applied test voltages and currents produce correct relay operating quantities.

The UUT Database entries for the relay in the SEL-5401 Relay Test System Software are shown in *Table 3.2* and *Table 3.3*.

Table 3.2 UUT Database Entries for SEL-5401 Relay Test System Software–5 A Relay

	Label	Scale Factor	Unit
1	IAW	75	A
2	IBW	75	A
3	ICW	75	A
4	IAX	75	A
5	IBX	75	A
6	ICX	75	A
7	VAY	150	V
8	VBY	150	V
9	VCY	150	V
10	VAZ	150	V
11	VBZ	150	V
12	VCZ	150	V

Table 3.3 UUT Database Entries for SEL-5401 Relay Test System Software–1 A Relay (Sheet 1 of 2)

	Label	Scale Factor	Unit
1	IAW	15	A
2	IBW	15	A
3	ICW	15	A
4	IAX	15	A
5	IBX	15	A
6	ICX	15	A

Table 3.3 UUT Database Entries for SEL-5401 Relay Test System Software—1 A Relay (Sheet 2 of 2)

	Label	Scale Factor	Unit
7	VAY	150	V
8	VBY	150	V
9	VCY	150	V
10	VAZ	150	V
11	VBZ	150	V
12	VCZ	150	V

Relay Test Connections

NOTE: The procedures specified in this subsection are for initial relay testing only. Follow your company policy for connecting the relay to the power system.

⚠WARNING
Before working on a CT circuit, first apply a short to the secondary winding of the CT.

The relay is a flexible tool that you can use to implement many protection and control schemes. Although you can connect the relay to the power system in many ways, connecting basic bench test sources helps you model and understand more complex relay field connection schemes.

For each relay element test, you must apply ac voltage and current signals to the relay. The text and figures in this subsection describe the test source connections you need for relay protection element checks. You can use these connections to test protective elements and simulate all fault types.

Multiterminal 87L Test Connections

Use this connection to concurrently test all relays and their associated communications. The relays may be located in a single location (lab acceptance test) or may be located in remote substations (commissioning test). In the latter case, each of the relay test sources would typically be GPS-synchronized. The test requires that communications are established between each of the relays in the zone.




Figure 3.3 Test Connections for the Multiterminal 87L Test

Single-Terminal 87L Test Connections

Use this connection to check the 87L characteristic against the applied settings (maintenance test). A current representing the local quantity is injected into one of the relay inputs. A second current representing a remote quantity is injected into another current terminal of the relay. The specific inputs are dependent of the particular element under test as shown in *Figure 3.4*. Communications with other relays is not required for this test.




Figure 3.4 Test Connections for the Single-Terminal 87L Test

Test Connections for Other Protection Functions

Use this connection to check the protection functions such as distance, current, voltage, and frequency elements.




Figure 3.5 Test Connections for Protection Functions Other Than 87L

Checking Relay Operation

The relay comes to you with all functions fully checked and calibrated so that the relay operates correctly and accurately. You can perform tests on the relay to verify proper relay operation, but you do not need to test every relay element, timer, and function in this evaluation. The following checks are valuable for confirming proper relay connections and operation.

- AC connection check (metering)
- Commissioning tests
- Functional tests
- Element verification

An ac connection check uses relay metering to verify that the relay current and voltage inputs are the proper magnitude and phase rotation.

Commissioning tests help you verify that you have properly connected the relay to the power system and all auxiliary equipment. These tests confirm proper connection of control inputs and control outputs as well (see *Operating the Relay Inputs and Outputs on page 3.62 in the SEL-400 Series Relays Instruction Manual*).

Brief functional tests and element verification confirm correct internal relay processing.

This subsection discusses tests of the following relay elements:

- Alpha plane 87L element: 87LP, 87LQ, 87LG (multi terminal and single terminal)
- Loopback testing
- Overcurrent element: negative-sequence instantaneous, 50Q1
- Directional element: negative-sequence portion, F32Q/R32Q, of the phase directional element, F32P/R32P

Alpha Plane 87L Element

Refer to *Test Precautions on page 3.1* prior to testing.

Prior to testing the element, execute the **COM 87L** command to confirm that the differential element is not disabled or otherwise unavailable. See *Table 7.11* for a list of items that will block the differential element.

Scaling of Currents

The currents feeding the differential elements are represented internally in per-unit values with reference to the CT with the highest primary value.

See *Scaling of 87L Currents and Tap Calculations on page 5.20*. For example, consider a two terminal system with a breaker-and-a-half system at each end, and the CT ratios shown in *Table 3.4*.

Table 3.4 CT Ratios for the W and X Current Inputs of Relay 1 and Relay 2

Relay	1		2	
Input	W	X	W	X
CT Primary	1200	1000	1000	1100
CT Secondary	5	5	1	1
CT Ratio	240	200	1000	1100

For this example, the highest primary value is the W input of Relay 1. Therefore, 1200 is the “Maximum CT Primary” to be used in the tap calculations. For Relay 1, the CT ratio of the X input is 1000/5 = 200 and the “CT ratio” of the W input is 1200/5 = 240. The tap value (Maximum CT primary/CT ratio) for the X input is 1200/200 = 6. Therefore, a secondary current of 6 A injected into the X input results in 1 pu current within the relay. *Table 3.5* shows the tap values of the four terminals in the example.

Table 3.5 Tap Values of the Four Terminals

Relay	1		2	
Input	W	X	W	X
Tap	5	6	1.2	1.1

In-Line Transformers or Charging Current Compensation

For applications that do not include in-line transformers or charging current compensation, use the *87L Multiterminal Test on page 3.11* procedure to check the operation of the 87L element.

87L Multiterminal Test

⚠CAUTION
Be sure to restore line currents to the relay prior to terminating the **TEST 87L** command. As soon as you exit TEST 87, the differential protection is enabled. If the correct line currents are not present at all terminals, the differential protection may operate and trip the line.

Note that you also must restore the line currents and terminate the TEST 87L command when switching between characteristic tests of the various elements (A, B, C, Q, and G). You must then re-enter TEST 87L, disconnect the line currents, and reconnect the test set currents before testing the next 87L element.

The **TEST 87L** command enables you to test the differential element on an in-service line solely from one terminal, or from all terminals at the same time. The multi-terminal test mode requires satellite-synchronized test sets. The **TEST 87L** command is supervised by SELOGIC equation 87TMSUP. 87TMSUP must be asserted to logical 1 to allow the **TEST 87L** command. In the default logic, 87TMSUP asserts when **Pushbutton 4** is used to place the SEL-411L in Relay Test Mode. Note that placing the SEL-411L in test mode does not automatically result in TEST 87L. In the default logic, Relay Test Mode blocks the trip outputs. The **TEST 87L** command must be entered via the terminal window. All relays should be placed in TEST 87L multiterminal mode.

Using the TEST 87L Command

The **TEST 87L** command is available at Access Level B and higher. It is not available at Access Level 1.

If 87TMSUP is not asserted, you will see the following message:

```
=>>TEST 87L <Enter>
87 Test Mode Supervision is not asserted, test aborted

=>>
```

If 87TMSUP is asserted, you will see the following:

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)           ?
```

Select the Characteristic test and Multi Terminal mode options.

In the multiterminal mode, local and remote currents to the SEL-411L must be synchronized. This allows the simulation of independently adjustable local and remote.

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)           ? C <Enter>
  Test Mode: Single, Multi Terminal, or Disabled (S,M,D)  ? M <Enter>
  87L Element: (A,B,C,Q,G)                                ? A <Enter>
```

Select one of the 87L differential elements for testing. In the TEST 87L mode, the normal 87L elements, 87LA, 87LB, 87LC, 87LP, 87LQ, 87LG are blocked from operating. These bits are then replaced with 87TOUT. Only the differential element selected will be active. If 87LA is selected, 87Q and 87G will not cause 87TOUT to assert even though the pickup may be more sensitive.

Note that once one of the 87L elements has been selected, it cannot be changed until you exit TEST 87L mode and re-enter.

TEST 87L permits testing of both the normal and secure mode 87L elements.

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)            ? C <Enter>
  Test Mode: Single, Multi Terminal, or Disabled (S,M,D)   ? M <Enter>
  87L Element: (A,B,C,Q,G)                                 ? A <Enter>
  Alpha Plane Security: Normal or Secure (N,S)             ? N <Enter>
Ensure that relay outputs are isolated or supervised.
Are you sure (Y/N)? Y <Enter>
Testing is enabled
Warning!
Ctrl X does not exit test mode
Type “TEST 87L OFF” to exit
```

⚠CAUTION
When exiting TEST 87L, you will not receive a warning message requiring a second user input as you did when entering TEST 87L.

When testing is complete, exit TEST 87L with the command **TEST 87L OFF**.

```
=>>TEST 87L OFF <Enter>
Exiting 87L Test Mode

=>>
```

Multiterminal Test Procedure

Current injection for these tests is based on the differential element selected in TEST 87L as describe in the previous section. This procedure will check the pickup setting, the radius setting and the angle setting.

Pickup Setting Check

Step 1. Connect the proper local current source. Do not apply current at any remote terminal. Start with no current applied

Step 2. Slowly increase the applied local current until Relay Word bit 87TOUT asserts. The pickup value should be within ±5 percent of the value calculated by *Equation 3.1*:

$$I_{PICKUP} = 87LTAP\mathit{n} \bullet 87L\mathit{k}P$$

Equation 3.1

where:

87LTAP*n* = 87LTAPW or 87LTAPX depending on which input is under test

87L*k*P = 87LPP for 87LA, 87LB, or 87LC test
87LQP for 87LQ test
87LGP for 87LG test

Radius Setting Check

Step 1. Connect the proper local and remote current sources.

Step 2. Set the magnitude of local current greater than the pickup value determined previously. Set the local current angle at 0 degrees.

Step 3. Set the magnitude of remote current as determined by *Equation 3.2* at 180 degrees.

$$I_{REMOTE} = [\text{magnitude of the remote current}] \bullet \frac{87LTAPn_{REMOTE}}{87LTAPn_{LOCAL}}$$

Equation 3.2

where:

87LTAP*n* = 87LTAPW or 87LTAPX, depending on which input is under test

Step 4. Confirm that 87TOUT is deasserted.

Step 5. Slowly increase the local current until 87TOUT asserts. The pickup value should be within ±5 percent of the value calculated by *Equation 3.3*:

$$I_{PICKUP} = [\text{magnitude of the local current}] \bullet 87Ln\text{R}$$

Equation 3.3

where:

87L*n*R = 87LPR for 87LA, 87LB, or 87LC test
87LQR for 87LQ test
87LGR for 87LG test

Block Angle Setting Check

Step 1. Connect the proper local and remote current sources.

Step 2. Set the magnitudes and angles of local and remote currents as determined in the previous radius test.

Step 3. Confirm that 87TOUT is deasserted.

Step 4. Rotate the angle of the local current in the counterclockwise direction until 87TOUT asserts. Record this as ANG1.

Step 5. Reset the angle of the local current to 0 degrees.

Step 6. Rotate the angle of the local current in the clockwise direction until 87TOUT asserts. Record this as ANG2.

Step 7. Assuming that the angles are measured as 0 to +180 degrees and 0 to –180 degrees, check that the set block angle is within ±5 percent of the angle determined by *Equation 3.4*:

$$87Lk\text{A} = |\text{ANG1}| + |\text{ANG2}|$$

Equation 3.4

where:

87L*k*A = 87LPA for 87LA, 87LB, or 87LC test
87LQA for 87LQ test
87LGA for 87LG test

⚠CAUTION
Be sure to restore line currents to the relay prior to terminating the **TEST 87L** command. As soon as you exit TEST 87, the differential protection is enabled. If the correct line currents are not present at all terminals, the differential protection may operate and trip the line.

Note that you also must restore the line currents and terminate the TEST 87L command when switching between characteristic tests of the various elements (A, B, C, Q, and G). You must then re-enter TEST 87L, disconnect the line currents, and reconnect the test set currents before testing the next 87L element.

Repeat the preceding steps for each of the differential elements.

87LP

Step 1. Use the **TEST 87L** command to enter Test Mode.

Step 2. Ensure that relay outputs are supervised or isolated. See *Test Precautions on page 3.1* for details.

Step 3. When prompted, select a characteristic test and multiterminal mode. Choose the **A** element and **normal** or secure depending on the particular settings to be tested.

Pickup Check

Step 4. Begin the test with no current injected at any terminal.

Step 5. Increase the A-phase current into the local terminal until the A-phase element operates.

Step 6. Confirm that the pickup value is:

$$I_{PICKUP} = Tap \bullet 87LPP(S)$$

Equation 3.5

Step 7. Confirm that each of the remote relays also operates.

Step 8. If there are two breakers at the local terminal, repeat *Step 4–Step 7* using the second current input of the local relay.

Radius Check

Step 9. Inject an A-phase current with a magnitude equal to 0.2 pu (*Step 6*) into the local terminal.

Step 10. Inject an A-phase current with a magnitude of 1 pu into a remote terminal, and adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal current.

Step 11. Confirm that the A-phase element is picked up.

Step 12. Increase the local A-phase current until the element drops out.

Step 13. Confirm that the dropout value is

$$I_{DROPOUT} = Tap \bullet \frac{1}{87LPR(S)}$$

Equation 3.6

Step 14. If there are two breakers at the remote terminal then repeat *Step 9–Step 13* using the second current input of the remote relay.

Blocking Angle Check

Step 15. Inject an A-phase current with a magnitude equal to the minimum pickup (*Step 6*) at the local terminal.

Step 16. Inject an A-phase current with a magnitude equal to the minimum pickup (*Step 6*) at a remote terminal. Adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal.

Step 17. Confirm that the value of *k* and alpha is 1.0 $\angle$ 180 degrees at both relays and for all three phases and no relays have operated.

Step 18. Rotate the angle of the A-phase local current counter-clockwise until the A-phase element picks up. Record this value as $\alpha 1$.

Step 19. Rotate the angle of the A-phase local current clockwise until the element drops out and picks up again. Record this value as $\alpha 2$.

Step 20. Confirm that

$$360 + \alpha 1 - \alpha 2 = 87LPA(S)$$

Equation 3.7

Step 21. For three- and four-terminal applications, repeat *Step 4–Step 20* using other relays as the remote terminal.

Step 22. Repeat *Step 1–Step 21* using other relays as the local terminal.

Step 23. Repeat *Step 1–Step 22* for B-Phase and C-Phase. Use the **TEST 87L** command to select a different element for the test.

Step 24. Use the **TEST 87L** command to exit Test Mode.

87LQ

Step 1. For this test, a balanced three-phase current with an ACB rotation is applied to the relay. This approach is not chosen because the 87LQ is intended to detect balanced ACB faults. Instead it is done to exercise all three of the relay inputs and to simplify the determination of the injection values.

Step 2. Use the **TEST 87L** command to enter Test Mode.

Step 3. Ensure that relay outputs are supervised or isolated. See *Test Precautions on page 3.1* for details.

Step 4. When prompted, select a characteristic test and multiterminal mode. Choose the **Q** element and **normal** or **secure** depending on the particular settings to be tested.

Pickup Check

Step 5. Begin the test with no current injected at any terminal.

Step 6. Inject a balanced three-phase current with an ACB rotation at the local terminal. Increase the magnitude until the **Q** element operates.

Step 7. Confirm that the pickup value is

$$I_{PICKUP} = Tap \bullet 87LQP(S)$$

Equation 3.8

Step 8. Confirm that each of the remote relays also operates.

Step 9. If there are two breakers at the local terminal, repeat *Step 5–Step 8* using the second current input of the local relay.

Radius Check

Step 10. Inject a balanced three-phase current with an ACB rotation with a magnitude equal to the minimum pickup (*Step 7*) into the local terminal.

Step 11. Inject a balanced three-phase current with an ACB rotation and a magnitude equal to the minimum pickup (*Step 7*) into a remote terminal. Adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal current.

Step 12. Confirm that the **Q** element is picked up.

Step 13. Increase the local current until the element drops out.

Step 14. Confirm that the dropout value is

$$I_{DROPOUT} = Tap \bullet \frac{1}{87LQR(S)}$$

Equation 3.9

Step 15. If there are two breakers at the remote terminal, repeat steps *Step 10–Step 14* using the second current input of the remote relay.

Blocking Angle Check

Step 16. Inject a balanced three-phase current with an ACB rotation and a magnitude equal to the minimum pickup (*Step 7*) at the local terminal.

Step 17. Inject a balanced three-phase current with an ACB rotation and a magnitude equal to the minimum pickup (*Step 7*) at a remote terminal. Adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal.

Step 18. Confirm that the value of *k* and alpha is 1.0 ∠ 180 at both relays and for all three phases and no relays have operated.

Step 19. Rotate the angle of the local current counterclockwise until the **Q** element picks up. Record this value as 1.

Step 20. Rotate the angle of the local current clockwise until the element drops out and picks up again. Record this value as $\alpha 2$.

Step 21. Confirm that

$$360 + \alpha 1 - \alpha 2 = 87LQA(S)$$

Equation 3.10

Step 22. For three- and four-terminal applications repeat *Step 5*–*Step 21* using other relays as the remote terminal.

Step 23. Repeat *Step 1*–*Step 21*, using other relays as the local terminal.

Step 24. Use the **TEST 87L** command to exit Test Mode.

87LG

Step 1. For this test, the same current is applied to all three current inputs of the relay (pure zero-sequence) to exercise all three of the relay inputs.

Step 2. Use the **TEST 87L** command to enter Test Mode.

Step 3. Ensure that relay outputs are supervised or isolated. See *Test Precautions on page 3.1* for details.

Step 4. When prompted, select a characteristic test and multiterminal mode. Choose the **G** element and **normal** or **secure** depending on the particular settings to be tested.

Pickup Check

Step 5. Begin the test with no current injected at any terminal.

Step 6. Inject a zero-sequence current at the local terminal. Increase the magnitude until the **G** element operates.

Step 7. Confirm that the pickup value is

$$I_{PICKUP} = Tap \bullet 87LGP(S)$$

Equation 3.11

Step 8. Confirm that each of the remote relays also operates.

Step 9. If there are two breakers at the local terminal, repeat *Step 5*–*Step 8* using the second current input of the local relay.

Radius Check

Step 10. Inject a zero-sequence current with a magnitude equal to the minimum pickup (*Step 7*) into the local terminal.

Step 11. Inject a zero-sequence current with a magnitude equal to the minimum pickup (*Step 7*) into a remote terminal. Adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal current.

Step 12. Confirm that the **G** element is picked up.

Step 13. Increase the local current until the element drops out.

Confirm that the dropout current is

$$I_{DROPOUT} = Tap \bullet \frac{1}{87LGR(S)}$$

Equation 3.12

Step 14. If there are two breakers at the remote terminal, repeat *Step 10–Step* using the second current input of the remote relay.

Blocking Angle Check

Step 15. Inject a zero-sequence current with a magnitude equal to the minimum pickup (*Step 7*) at the local terminal.

Step 16. Inject a zero-sequence current with a magnitude equal to the minimum pickup (*Step 7*) at a remote terminal. Adjust the phase angle at this terminal to be 180 degrees out-of-phase with the local terminal.

Step 17. Confirm that the value of *k* and alpha is $1.0 \angle 180$ at both relays and for all three phases and no relays have operated.

Step 18. Rotate the angle of the local current counter-clockwise until the **Q** element picks up. Record this value as $\alpha 1$.

Step 19. Rotate the angle of the local current clockwise until the element drops out and picks up again. Record this value as $\alpha 2$.

Step 20. Confirm that

$$360° + \alpha 1 - \alpha 2 = 87LGA(S)$$

Equation 3.13

Step 21. For three- and four-terminal applications, repeat *Step 5–Step 20* using other relays as the remote terminal.

Step 22. Repeat *Step 1–Step 21*, using other relays as the local terminal.

Step 23. Use the **TEST 87L** command to exit Test Mode.

87L Single-Terminal Test

⚠CAUTION
Be sure to restore line currents to the relay prior to terminating the TEST 87L command. As soon as you exit TEST 87, the differential protection is enabled. If the correct line currents are not present at all terminals, the differential protection may operate and trip the line.

it is also necessary to restore the line currents and terminate the TEST 87L command when switching between characteristic tests of the various elements (A, B, C, Q, and G). You must then re-enter TEST 87L, disconnect the line currents, and reconnect the test set currents before testing the next 87L element.

The **TEST 87L** command allows you to test the differential element on an in-service line solely from one terminal. When TEST 87L is active, a signal is sent to all remote relays to inhibit operation of the differential at the remote terminals. The **TEST 87L** command is supervised by the SELOGIC Equation 87TMSUP. 87TMSUP must be asserted to a logic one to allow the **TEST 87L** command. In the default logic, 87TMSUP asserts when **Pushbutton 4** is used to place the SEL-411L in Relay Test Mode. Note that placing the SEL-411L in test mode does not automatically result in TEST 87L. In the default logic, Relay Test Mode blocks the trip outputs. The **TEST 87L** command must be entered via the terminal window.

Using the TEST 87L Command

The **TEST 87L** command is available at Access Level B and higher. It is not available at Access Level 1.

If 87TMSUP is not asserted, you will see the following message:

```
=>>TEST 87L <Enter>
87 Test Mode Supervision is not asserted, test aborted

=>>
```

If 87TMSUP is asserted, you will see the following:

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)           ?
```

Select the Characteristic test and Single mode options.

In the single terminal mode, you can apply both local and remote currents to the SEL-411L. This allows the simulation of independently adjustable local and remote currents without the need to apply any current to the remote relay(s).

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)           ? C <Enter>
  Test Mode: Single, Multi Terminal, or Disabled (S,M,D)  ? S <Enter>
  87L Element: (A,B,C,Q,G)                                ?
```

Select one of the 87L differential elements for testing. In the TEST 87L mode, the normal 87L elements, 87LA, 87LB, 87LC, 87LP, 87LQ, 87LG are blocked from operating. These bits are then replaced with 87TOUT. Only the differential element selected will be active. If 87LA is selected, 87Q and 87G will not cause 87TOUT to assert even though the pickup may be more sensitive.

Note that once one of the 87L elements has been selected, it cannot be changed until you exit TEST 87L mode and re-enter.

TEST 87L permits testing of both the normal and secure mode 87L elements.

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)           ? C <Enter>
  Test Mode: Single, Multi Terminal, or Disabled (S,M,D)  ? S <Enter>
  87L Element: (A,B,C,Q,G)                                ? A <Enter>
  Alpha Plane Security: Normal or Secure (N,S)            ? N <Enter>
Ensure that relay outputs are isolated or supervised.
Are you sure (Y/N)? Y <Enter>
Testing is enabled
Warning!
Ctrl X does not exit test mode
Type “TEST 87L OFF” to exit
```

⚠CAUTION
When exiting TEST 87L, you will not receive a warning message requiring a second user input as you did when entering TEST 87L.

When testing is complete, exit TEST 87L with the command **TEST 87L OFF**.

```
=>>TEST 87L OFF <Enter>
Exiting 87L Test Mode

=>>
```

Single-Terminal TEST 87L Current Sources

When using the single-terminal test mode, the local and remote currents are injected into different phase current inputs of the SEL-411L under test. The currents used are determined by the element under test. Refer to *Figure 3.6*.




Figure 3.6 Single-Terminal Test

87LA, 87Q, and 87G Testing

The local current is injected into the IA current input. The remote current is injected into the IB current input.

87LB

The local current is injected into the IB current input. The remote current is injected into the IC current input.

87LC

The local current is injected into the IC current input. The remote current is injected into the IA current input.

Single-Terminal Test Procedure

Current injection for these tests is based on the differential element selected in TEST 87L, as describe in the previous section. This procedure will check the pickup setting, the radius setting, and the angle setting.

Pickup Setting Check

Step 1. Connect the proper local current source. Start with no current applied.

Step 2. Slowly increase the applied local current until Relay Word bit 87TOUT asserts. The pickup value should be within ±5 percent of the value calculated by *Equation 3.14*:

$$I_{PICKUP} = 87LTAPn \bullet 87LkP$$

Equation 3.14

where:

87LTAP*n* = 87LTAPW or 87LTAPX, depending on which input is under test

87L*k*P = 87LPP for 87LA, 87LB, or 87LC test
87LQP for 87LQ test
87LGP for 87LG test

Radius Setting Check

Step 1. Connect the proper local and remote current sources.

Step 2. Set the magnitudes of local and remote current equal and greater than the pickup value determined previously. Set the local current angle at 0 degrees and the remote at 180 degrees.

Step 3. Confirm that 87TOUT is deasserted.

Step 4. Slowly increase the local current until 87TOUT asserts. The pickup value should be within ±5 percent of the value calculated by *Equation 3.15*.

$$I_{PICKUP} = [\text{magnitude of the remote current}] \bullet 87Ln\text{R}$$

Equation 3.15

where:

87L*n*R = 87LPR for 87LA, 87LB, or 87LC test
87LQR for 87LQ test
87LGR for 87LG test

Block Angle Setting Check

Step 1. Connect the proper local and remote current sources.

Step 2. Set the magnitudes and angles of local and remote currents equal and greater than the pickup value previously determined. Set the local current angle at 0 degrees and the remote at 180 degrees.

Step 3. Confirm that 87TOUT is deasserted.

Step 4. Rotate the angle of the local current in the counterclockwise direction until 87TOUT asserts. Record this as ANG1.

Step 5. Reset the angle of the local current to 0 degrees.

Step 6. Rotate the angle of the local current in the clockwise direction until 87TOUT asserts. Record this as ANG2.

⚠CAUTION
Be sure to restore line currents to the relay prior to terminating the **TEST 87L** command. As soon as you exit TEST 87, the differential protection is enabled. If the correct line currents are not present at all terminals, the differential protection may operate and trip the line.

Note that you also must restore the line currents and terminate the TEST 87L command when switching between characteristic tests of the various elements (A, B, C, Q, and G). You must then re-enter TEST 87L, disconnect the line currents, and reconnect the test set currents before testing the next 87L element.

Step 7. Assuming that the angles are measured as 0 to +180 degrees and 0 to –180 degrees, check that the set block angle is within ±5 percent of the angle determined by *Equation 3.16*:

$$87Lk\text{A} = |\text{ANG1}| + |\text{ANG2}| \qquad \textbf{Equation 3.16}$$

where:

87L*k*A = 87LPA for 87LA, 87LB, or 87LC test
87LQA for 87LQ test
87LGA for 87LG test

Repeat the preceding steps for each of the differential elements.

Effect of Different CT Ratios

The outlined test procedure does not change if the local and remote CT ratios are not the same. In the single-terminal TEST 87L mode, the remote CT ratio is not used. If the local CT ratios are different (87TAPW ≠ 87TAPX), the pickup values determined by *Equation 3.14* will be different for each current input.

Loopback Testing

A loopback test can be carried out to isolate a problem with a communications channel. For example, assume that the system shown in *Figure 3.7* is experiencing a high-packet loss alarm. A loopback test is carried out at Relay 1 by applying a loopback at Terminal 1. During this test, the lost packet loss alarm resets. When the loopback is moved to Terminal 2, the packet loss alarm returns. A loopback test carried out at Relay 2 with a loopback at Terminal 3 results in a low packet loss, confirming that the fault lies between Relay 1 and MUX 1.

NOTE: When using the Loopback Test function with the C37.94 protocol communication cards, you must set the 87TIMC setting to internal "I" for the test. Failing to do so registers lost packets in the COM 87L report. Change this setting prior to entering the Loopback Test mode.




Figure 3.7 System Under Loopback Testing

Loopback Test Procedure

Loopback testing can only be carried out if the 87L function is configured to work with serial channels (E87CH = 2SS, 2SD, 3SS, or 3SM). In addition, loopback testing is only permitted for channels that are active, meaning the 87L normally transmits on these channels.

NOTE: When the **TEST 87L** command is used to carry out a loopback test, the 87L function will be blocked at all terminals. However, it is recommended to isolate the relay outputs at all terminals to ensure a false trip does not occur.

Step 1. Use the **TEST 87L** command to initiate the loopback test. Select the channel to be tested and the duration for the test.

```
=>>TEST 87L <Enter>
Entering 87L Test Mode

  Select Test: Characteristic or Loopback (C,L)                    ? L <Enter>
  Loopback Test Channel: (1,2)                                     ? 1 <Enter>
  Loopback Duration: (1-60 minutes)                                ? 2 <Enter>

The 87L element inhibited, address checking overwritten,
Testing is enabled
Type "COM 87L" to check the loopback status

Warning!
Ctrl X does not exit test mode
Type "TEST 87L OFF" to exit

=>>
```

Step 2. Apply a loopback. The following message appears:

```
Loopback detected on channel <p>
```

Step 3. Once the loopback is established, use the **COM 87L** command to monitor the channel status. If the channel is healthy between the relay and the loopback, then all channel statistics should be normal.

Step 4. Use the **MET DIF** command to view the differential metering. If there are local currents applied to the relay, then these same values will appear as the remote terminal currents associated with the channel under loopback test.

Step 5. Type **TEST 87L OFF** to exit Test Mode.

Testing Overcurrent Elements

Overcurrent elements operate by detecting power system sequence quantities and asserting when these quantities exceed a preset threshold.

Apply current to the analog current inputs and compare relay operation to the element pickup settings to test the instantaneous and definite-time overcurrent elements. Be sure to apply the test current to the proper input set (IW or IX), according to the Global Current and Voltage Source Selection settings (ESS and ALINEI, for example) to accept the input. See *Current and Voltage Source Selection on page 5.144* for more information.

Phase Overcurrent Elements

The phase overcurrent elements compare the phase current applied to the secondary current inputs with the phase overcurrent element pickup setting. The relay asserts the phase overcurrent elements when any of the three phase currents exceeds the corresponding element pickup setting.

Negative-Sequence Overcurrent Elements

The negative-sequence overcurrent elements compare a negative-sequence calculation of the three-phase secondary inputs with the corresponding negative-sequence overcurrent element pickup setting. The relay makes this negative-sequence calculation (assuming ABC rotation):

$$3I_2 = \text{A-Phase} + \text{B-Phase (shifted by } -120^\circ) + \text{C-Phase (shifted by } 120^\circ)$$

The relay asserts negative-sequence overcurrent elements when the $3I_2$ calculation exceeds the corresponding negative-sequence current pickup setting. If balanced currents are applied to the relay, the relay reads $3I_2 \approx 0$ (load conditions) and does not pick up the negative-sequence overcurrent elements.

For testing, apply current to a single phase of the relay, causing the negative-sequence overcurrent elements to operate. For example, assume 1 A of current on A-Phase and zero current input on the B-Phase and C-Phase:

$3I_2$ = 1 A + 0 (shifted –120°) + 0 (shifted 120°) = 1 A (a simulated ground fault condition)

Ground Overcurrent Elements

The ground overcurrent elements compare a residual ground calculation of the three-phase inputs with the residual overcurrent setting. The relay makes this residual current calculation:

$3I_0$ = A-Phase + B-Phase + C-Phase

The relay asserts ground overcurrent elements when the $3I_0$ calculation exceeds the ground current element pickup setting. If balanced currents are applied to the relay, the relay reads $3I_0 = 0$ (load conditions) because the currents cancel in the calculation; the relay does not pick up the ground overcurrent elements.

For testing, apply current to a single phase of the relay, causing the residual overcurrent elements to operate. For example, assume 1 A of current on A-Phase and zero current input on B-Phase and C-Phase:

$3I_0$ = 1 A + 0 + 0 = 1 A (a simulated ground fault condition)

Checking the Negative-Sequence Instantaneous Overcurrent Element, 50Q1

NOTE: As you perform this test, other protection elements can assert. This causes the relay to assert other targets and possibly close control outputs. Be sure to isolate the relay from the power system to avoid unexpected system effects.

The procedure in the following steps tests the 50Q1 negative-sequence overcurrent element. Use a similar procedure to test other overcurrent elements.

Step 1. Configure the relay.

a. Start ACSELERATOR QuickSet SEL-5030 Software and read the present configuration in the relay.

b. Click **Settings > Read**.

The relay sends all settings and configuration data to QuickSet.

c. Expand the **Group 1, Set 1** Relay Configuration settings and set **E50Q** to **1**, as shown in *Figure 3.8*.

d. Expand the **Group 1** settings and click the **Negative-Seq Inst Overcurrent** button of the **Settings** tree view as shown in *Figure 3.8*.

You will see the **Negative Sequence Instantaneous Overcurrent** dialog box similar to *Figure 3.8*.

e. For this test, set the **50Q1P** level to **1.00** and **67Q1TC** to **1**.




Figure 3.8 Negative-Sequence Instantaneous Overcurrent Element Settings: QuickSet

Step 2. Upload the new setting to the relay.

a. Click **File > Send**.

b. QuickSet prompts you for the settings class you want to send to the relay, as shown in the **Group Select** dialog box in *Figure 3.9*.

c. Click the check box for **Group 1**.

d. Click **OK**.

The relay responds with the **Transfer Status** dialog box similar to *Figure 3.9*.

If you see no error message, the new settings are loaded in the relay.




Figure 3.9 Uploading Group 1 Settings to the Relay

Step 3. Display the 50Q1 Relay Word bit on the front-panel LCD screen.

a. Access the front-panel LCD `MAIN MENU`.

b. Highlight `RELAY ELEMENTS` and press **ENT**.

c. Press **ENT** to go to the `ELEMENT SEARCH` submenu shown in *Figure 3.10*.

d. Use the navigation keys to highlight `5` and then press **ENT** to enter characters in the text input field.

e. Enter the **0**, **Q**, and **1** characters in turn.

f. Highlight `ACCEPT` and press **ENT**.

The relay displays the screen containing the 50Q1 element, as shown in *Figure 3.11*.




Figure 3.10 ELEMENT SEARCH Screen




Figure 3.11 RELAY ELEMENTS Screen Containing Element 50Q1

Step 4. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input (see *Test Connections for Other Protection Functions on page 3.9*).

Step 5. Increase the current source to produce a current magnitude greater than 1.00 A secondary in the relay.

You will see that the 50Q1 element state changes on the LCD screen from 50Q1 = 0 to 50Q1 = 1.

Negative-Sequence Directional Element for Phase Faults

The relay features a phase directional element (represented by Relay Word bits F32P/R32P) to supervise the phase-distance elements and to control phase directional elements. The negative-sequence directional element, F32Q/R32Q, is a part of the phase directional element, F32P/R32P. Whenever the negative-sequence directional element asserts, the phase directional element asserts.

The relay also contains a ground directional element, F32G/R32G, for directional control of the ground-distance elements and ground overcurrent elements.

The relay calculates the negative-sequence impedance Z2 from the magnitudes and angles of the negative-sequence voltage and current.

$$Z2c = \frac{\mathrm{Re}[V_2 \bullet (1\angle Z1ANG \bullet I_2)^*]}{|I_2|^2}$$

$$= \frac{|V_2|}{|I_2|} \bullet \cos(\angle V_2 - \angle Z1ANG - \angle I_2)$$

Equation 3.17

where:

V_2 = the negative-sequence voltage
I_2 = the negative-sequence current

where:

Z1ANG = the positive-sequence line impedance angle
Re = the real part of the term in brackets, for example, (Re[A + jB] = A)
* = the complex conjugate of the expression in parentheses, (A + jB)* = (A – jB)

The result of *Equation 3.17* is an impedance magnitude that varies with the magnitude and angle of the applied current. Normally, a forward fault results in a negative Z2c relay calculation.

Test Current

Solve *Equation 3.17* to find the test current values that you need to apply to the relay to test the element. For the negative-sequence current I_2, the result is

$$|I_2| = \frac{|V_2|}{Z2c}$$

Equation 3.18

when:

$$\angle I_2 = \angle V_2 - \angle Z1ANG$$
$$\text{and}$$
$$Z2c > 0$$

Equation 3.19

or

$$|I_2| = -\frac{|V_2|}{Z2c}$$

Equation 3.20

when:

$$\angle I_2 = \angle V_2 - \angle Z1ANG - 180°$$
$$\text{and}$$
$$Z2c < 0$$

Equation 3.21

Multiply the quantities in *Equation 3.18* by three to obtain $3I_2$, the negative-sequence current that the relay processes. With a fixed applied voltage V_A, and $V_B = V_C = 0$, the relay negative-sequence voltage $3V_2$ is equal to V_A. Set Z2c = Z2F to find the test current magnitude at the point where the impedance calculation equals the forward fault impedance threshold. If Z2F > 0 (e.g. E32 := AUTO), *Equation 3.18* becomes:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z2c} = \frac{|3V_2|}{Z2F}$$

Equation 3.22

when:

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG$$

Equation 3.23

If Z2F < 0 (e.g. E32 := AUTO2), *Equation 3.18* becomes:

$$|I_{TEST}| = |3I_2| = -\frac{|3V_2|}{Z2c} = -\frac{|3V_2|}{Z2F}$$

Equation 3.24

when

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG - 180°$$

Equation 3.25

For a reverse fault impedance threshold, where Z2c = Z2R, *Equation 3.18* becomes:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z2c} = \frac{|3V_2|}{Z2R}$$

Equation 3.26

when the angle calculation is the same as *Equation 3.23*.

Checking the Negative-Sequence Directional Element (Phase Faults)

NOTE: As you perform this test, other protection elements can assert. This causes the relay to assert other targets and possibly close control outputs. Be sure to isolate the relay from the power system to avoid unexpected system effects.

This test confirms operation of the F32Q and the R32Q negative-sequence directional elements. This test procedure is for a 5 A relay; scale values appropriately for a 1 A relay.

This example assumes that you have successfully established communication with the relay. In addition, you must be familiar with relay access levels and passwords.

Step 1. Configure the relay.

a. Open QuickSet and read the present configuration in the relay.

b. Click **Settings > Read**.

The relay sends all settings and configuration data to QuickSet.

c. Expand the **Group 1** settings and click the **Relay Configuration** branch of the **Settings** tree view.

d. Disable supervisory elements.

Confirm that **ELOP** is set to **N**.

e. In a similar sequence, click on the + button to expand the **Relay Configuration** tree view, click on **Load Encroachment**, and confirm that **ELOAD** is set to **N**.

f. Defeat the pole-open logic.

g. Click the **+** button next to **Breaker Monitor** to expand the **Breaker Monitor** branch of the **Settings** tree view.

h. Click **Breaker 1**.

i. Enter **1** in the text boxes for **52AA1 A-phase N/O Contact Input -BK1**, **52AB1 B-Phase N/O Contact Input -BK1**, and **52AC1 C-phase N/O Contact Input -BK1**.

The text boxes appear if Breaker Monitor setting BK1TYP := 1.

j. If BK1TYP := 3, enter **1** in the **52AA1 N/O Contact Input -BK1** text box (the other circuit breaker input boxes are dimmed.)

Step 2. Set test values in the relay.

a. Expand the **Group 1** settings and select the **Line Configuration** button.

b. Confirm the default settings of **Z1MAG** at **7.80** and **Z1ANG** at **84.00**.

c. Click the **+** mark next to the **Relay Configuration** branch to expand that **Settings** branch.

d. Select the **Directional** button.

e. Confirm the following settings: **E32** is **AUTO2**, **ORDER** is **QV**, **50FP** is **0.50**, **50RP** is **0.25**, **Z2F** is **–0.3**, **Z2R** is **0.3**, **a2** is **0.10**, and **k2** is **0.2**.

The dialog box is dim because there are no settings to change.

The relay calculates these numeric settings automatically because **E32** is set to **AUTO2**.

Step 3. Upload the new settings to the relay.

a. Click **File > Send**.

b. QuickSet prompts you for the settings class you want to send to the relay, as shown in the **Group Select** dialog box in *Figure 3.12*.

c. Click the check box for **Group 1** and for **Breaker Monitor**.

d. Click **OK**.

e. QuickSet responds with a **Transfer Status** dialog box as in *Figure 3.12*.

If you see no error message, the new settings are loaded in the relay.

NOTE: The **Relay Editor** dialog boxes shown in *Figure 3.12* are for the -1 relay. The -0 relay dialog boxes do not contain Automation 2–10 setting instances.




Figure 3.12 Uploading Group 1 and Breaker Monitor Settings to the Relay

Step 4. Display the F32Q and R32Q Relay Word bits on the front-panel LCD screen.

a. Access the front-panel LCD `MAIN MENU`.

b. Highlight `RELAY ELEMENTS` and press **ENT**.

You will see a `RELAY ELEMENTS` screen with `SEARCH` highlighted at the bottom of the screen.

c. Press **ENT** to go to the `ELEMENT SEARCH` submenu shown in *Figure 3.10*.

d. Enter characters in the text input field using the navigation keys.

e. Highlight `F` and press **ENT** to enter the `F` character.

f. Enter the `3`, `2`, and `Q` characters in like manner.

g. Highlight `ACCEPT` and press **ENT**.

The relay displays the screen containing the F32Q and R32Q elements.

Step 5. Calculate impedance thresholds.

For this test, apply an A-phase voltage of VA = 3V2 = 2.0 ∠180° V secondary.

Use *Equation 3.27* to find the current that is equal to the reverse impedance threshold Z2R:

$$\left|I_{TEST}\right| = \left|3I_2\right| = \frac{\left|3V_2\right|}{Z2R} = \frac{\left|2.0\angle 180°V\right|}{0.3\Omega} = 6.67 \text{ A}$$

Equation 3.27

Step 6. Use *Equation 3.28* to find the current that is equal to the forward impedance threshold Z2F:

$$\left|I_{TEST}\right| = \left|3I_2\right| = -\frac{\left|3V_2\right|}{Z2F} = -\frac{\left|2.0\angle 180°V\right|}{-0.3\Omega} = 6.67 \text{ A}$$

Equation 3.28

Step 7. Use *Equation 3.29* to determine the applied current angle ($\angle I_{TEST}$) for testing Z2R:

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG = 180° - 84° = 96°$$

Equation 3.29

Step 8. Use *Equation 3.30* to determine the applied current angle ($\angle I_{TEST}$) for testing Z2F:

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG - 180° = 180° - 84° - 180° = -84°$$

Equation 3.30

Step 9. Apply a test current to confirm operation of R32Q and F32Q.

a. Connect a single current test source.

b. Apply an A-phase voltage of $V_A = 2.0 \angle 180°$ V secondary.

c. Set the current source for $I_A = 0.0 \angle 96°$ A.

d. Slowly increase the magnitude of IA to apply the source test current.

e. Observe the `RELAY ELEMENT` LCD screen.

Relay Word bit R32Q asserts when $|I_A| = 0.25$ A, indicating that the relay negative-sequence current is greater than the 50RP pickup threshold.

R32Q deasserts when $|I_A| = 6.67$ A, indicating that the relay negative-sequence calculation Z2c is now less than the Z2 reverse threshold Z2R.

f. Set the current source $I_A = 0.0 \angle -84°$.

g. Slowly increase the magnitude of I_A to apply the source test current.

h. Observe the `RELAY ELEMENT` LCD screen.

Relay Word bit F32Q asserts when $|I_A| = 0.5$ A, indicating that the relay negative-sequence current is greater than the 50FP pickup threshold.

F32Q deasserts when $|I_A| = 6.67$ A, indicating that the relay negative-sequence calculation Z2c is now greater than the Z2 forward threshold Z2F.

Distance Elements

Apply voltages and currents to the relay analog inputs that simulate fault and load conditions to test distance elements. The relay supervises distance elements so that these elements operate under the appropriate conditions. Be sure to satisfy all the element supervisory conditions before testing a relay element. For supervisory conditions for a particular element, see *Mho Ground-Distance Elements on page 5.219*.

Phase-to-Phase Distance Element MBC2

The relay contains mho phase-distance elements among the many protection elements in the relay. The relay has phase-distance elements to detect phase-to-phase faults, phase-to-phase-to-ground faults, and three-phase faults. The relay has five independent zones of mho phase-distance protection; each zone consists of phase-to-phase elements that the relay combines to produce a particular zone output.

For example, the OR combination of MAB2, MBC2, and MCA2 produces the Z2P Zone 2 mho phase element.

Test Current and Voltage for a Phase-to-Phase Fault

To find the test current for a phase-to-phase fault, consider *Equation 3.31* for a B-Phase to C-Phase fault:

$$I_{TEST} = I_B = -I_C$$

Equation 3.31

The B-Phase to C-Phase current vector, I_{BC}, is:

$$I_{BC} = I_B - I_C = I_B + (I_B) = 2 \bullet I_B = 2 \bullet I_{TEST}$$

Equation 3.32

Choose a convenient test source current magnitude, $|I_{TEST}| = 2.5$ A; then $|I_{BC}| = 2 \bullet |I_{TEST}| = 5$ A.

Find the magnitude of the test source voltage $|V_{TEST}|$:

$$\begin{aligned} |V_{TEST}| &= |V_{BC}| = |I_{BC}| \bullet |Z_{BC}| = |I_{BC}| \bullet Z2MP \\ &= 2 \bullet |I_{TEST}| \bullet Z2MP \end{aligned}$$

Equation 3.33

where relay setting Z2MP (Zone 2 Reach) substitutes for the B-phase to C-phase impedance Z_{BC}. For setting Z2MP of 9.36 Ω, the test voltage magnitude $|V_{BC}|$ is:

$$\begin{aligned} |V_{TEST}| &= 2 \bullet |I_{TEST}| \bullet Z2MP \\ &= 2 \bullet 2.5 \bullet 9.36 = 46.8 \text{ V} \end{aligned}$$

Equation 3.34




Figure 3.13 Finding Phase-to-Phase Test Quantities

One way to create a V_{BC} phasor is to equate $|V_B|$ and $|V_C|$ and determine the appropriate angles to make an equilateral triangle as shown in *Figure 3.13*.

Subtract 30 degrees (angle β_1) from 180 degrees to obtain the angle for test source V_C phasor, $V_C = 46.8 \angle 150°$ V.

Similarly, add 30 degrees (angle β_2) to –180 degrees to obtain test source V_B phasor; $V_B = 46.8 \angle -150°$ V.

Test voltage V_A can be the nominal value, $V_A = 67 \angle 0°$ V.

Thus, the resulting phase-to-phase voltage is $V_{BC} = 46.8 \angle -90°$ V, referenced to the V_A phasor at 0 degrees.

The relay measures phase-distance element maximum reach when the faulted phase-to-phase current lags the faulted phase-to-phase voltage by the distance element maximum torque angle. The phase-distance element maximum torque angle is setting Z1ANG. Current I_{BC} should lag voltage V_{BC} by Z1ANG.

In this example, Z1ANG is 84.0 degrees. From *Equation 3.31*, the angle of I_B is the angle of I_{TEST}, and the angle of I_C is 180 degrees from the angle of I_{TEST}. The test source current for I_B is the following:

$$\begin{aligned} I_B &= 2.5\angle(-90° - \text{Z1ANG})\text{A} \\ &= 2.5\angle(-90° - 84°)\text{A} \\ &= 2.5\angle -174°\text{A} \end{aligned}$$

Equation 3.35

And the test source current for I_C is the following:

$$I_C = -I_B = -(2.5\angle -174°\text{A}) = 2.5\angle 6°\text{A}$$

Equation 3.36

Checking the MBC2 Portion of the Z2P Phase-Distance Element

The following procedure describes how to test the B-Phase to C-Phase distance element MBC2. Although this test refers directly to the Zone 2 phase-distance element, you can apply this procedure to any other forward-reaching phase-to-phase distance element zone.

NOTE: As you perform this test, other protection elements can assert. This causes the relay to assert other targets and possibly close control outputs. Be sure to isolate the relay from the power system to avoid unexpected system effects.

Step 1. Configure the relay.

Perform the procedure listed under *Step 1* in *Checking the Negative-Sequence Directional Element (Phase Faults) on page 3.27*.

Step 2. Set test values in the relay.

Perform the procedure listed under *Step 2* in *Checking the Negative-Sequence Directional Element (Phase Faults) on page 3.27*.

Step 3. Set the phase-distance element reach.

a. Select the **Phase-Distance** button of the QuickSet **Settings** tree view.

b. Confirm the settings of **E2IMP** at **3**, **Z1MP** at **6.24**, and **Z2MP** at **9.36**.

Step 4. Upload the new settings to the relay.

a. Click **File > Send**.

b. QuickSet prompts you for the settings class you want to send to the relay.

c. Click the check box for **Group 1**.

d. Click **OK**.

e. QuickSet responds with a dialog box similar to the second dialog box shown in *Figure 3.12*.

If you see no error message, the new settings are loaded in the relay.

Step 5. Display the MBC2 Relay Word bit on the front-panel LCD screen.

a. Access the front-panel LCD `MAIN MENU`.

b. Highlight `RELAY ELEMENTS` and press **ENT**.

c. You will see a `RELAY ELEMENTS` screen with `SEARCH` highlighted at the bottom of the screen.

d. Press **ENT** to go to the `ELEMENT SEARCH` submenu shown in *Figure 3.10*.

e. Use the navigation keys to highlight `M` and press **ENT** to enter character in the text input field.

f. Enter the `B`, `C`, and `2` characters in like manner.

g. Highlight `ACCEPT` and press **ENT**.

The relay displays the LCD screen containing the MBC2 element.

Step 6. Set the magnitudes and angles of the test signals for a B-Phase-to-C-Phase fault.

a. Connect the test sources (with power off) to the relay.

This connection is a B-Phase-to-C-Phase fault where $I_A \approx 0$ and $I_B = -I_C$.

b. Adjust the voltage sources to provide the following test voltages: $V_A = 67\ V\ \angle 0°$, $V_B = 46.8\ V\ \angle -150°$, and $V_C = 46.8\ V\ \angle 150°$.

c. Set the current source for $I_B = 0.0\ A\ \angle -174°$.

Step 7. Apply the sources to confirm operation of MBC2.

a. Apply the source test current by slowly increasing the magnitude of I_B.

b. Observe the `RELAY ELEMENT` LCD screen.

Relay Word bit MBC2 asserts when $|I_B| \geq 2.5$ A, indicating that the relay impedance calculation is less than the Z2MP reach setting.

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

This page intentionally left blank

SECTION 4

Front-Panel Operations

The SEL-411L relay front panel makes power system data collection and system control quick and efficient. Using the front panel, you can analyze power system operating information, view and change relay settings, and perform relay control functions. The relay features a straightforward menu-driven control structure presented on the front-panel LCD. Front-panel targets and other LED indicators provide a quick look at SEL-411L operation status. You can perform often-used control actions rapidly by using the large direct-action pushbuttons. All of these features help you operate the relay from the front panel and include:

- Reading metering
- Inspecting targets
- Accessing settings
- Controlling relay operations

General front-panel operations are described in *Section 4: Front-Panel Operations in the SEL-400 Instruction Manual*. This section provides additional information that is unique to the SEL-411L. This section includes the following:

- *Front-Panel LCD Default Displays on page 4.1*
- *Front-Panel Menus and Screens on page 4.3*
- *Target LEDs on page 4.11*
- *Front-Panel Operator Control Pushbuttons on page 4.14*
- *One-Line Diagrams on page 4.17*

Front-Panel LCD Default Displays

The front panel has two screen scrolling modes: autoscrolling mode and manual-scrolling mode. After front-panel time out, the LCD presents each of the display screens in this sequence:

- One-line diagram
- Any active (filled) alarm points screens
- Any active (filled) display points screens
- Enabled metering screens

The relay displays enabled metering screens in the order listed in *Table 4.1*. (see *Figure 4.4* for samples of the metering screens). This sequence comprises the ROTATING DISPLAY.

NOTE: The initial display can present only the RMS_I line current screen. This can occur when you have not enabled any of the metering screens, alarm points, and display points.

Table 4.1 Metering Screens Enable Settings (Sheet 1 of 2)

Name	Description	Range	Default
ONELINE	One Line Bay Control Diagram	Y, N	N
RMS_V	RMS Line Voltage Screen	Y, N	N
RMS_I	RMS Line Current Screen[a]	Y, N	Y

Table 4.1 Metering Screens Enable Settings (Sheet 2 of 2)

Name	Description	Range	Default
RMS_VPP	RMS Line Voltage Phase-to-Phase Screen	Y, N	N
RMS_W	RMS Active Power Screen	Y, N	N
FUNDVAR	Fundamental Reactive Power Screen	Y, N	N
RMS_VA	RMS Apparent Power Screen	Y, N	N
RMS_PF	RMS Power Factor Screen	Y, N	N
RMS_BK1	RMS Breaker 1 Currents Screen	Y, N	N
RMS_BK2	RMS Breaker 2 Currents Screen	Y, N	N
STA_BAT	Station Battery Screen	Y, N	N
FUND_VI	Fundamental Voltage and Current Screen[a]	Y, N	Y
FUNDSEQ	Fundamental Sequence Quantities Screen	Y, N	N
FUND_BK	Fundamental Breaker Currents Screen	Y, N	N
DIFF_L	Differential Metering Local Currents Screen	Y, N	Y
DIFF_T	Differential Metering Total Currents Screen	Y, N	Y

[a] The default displays are RMS_I and FUND_VI.

Use the front-panel settings (the **SET F** command from a communications port or the front-panel settings in ACSELERATOR QuickSet SEL-5030 Software) to access the metering screen enables. Entering a **Y** (Yes) for a metering screen enable setting causes the corresponding metering screen to appear in the ROTATING DISPLAY. Entering an **N** (No) hides the metering screen from presentation in the ROTATING DISPLAY. *Figure 4.1* shows a sample ROTATING DISPLAY consisting of an example alarm points screen, an example display points screen, and the two factory-default metering screens, RMS_I and FUND_VI (the screen values in *Figure 4.1* are representative values).




Figure 4.1 Sample ROTATING DISPLAY

The active alarm points are the first screens in the ROTATING DISPLAY. Each alarm points screen shows as many as 11 alarm conditions. The relay can present a maximum of six alarm points screens.

The active display points are the next screens in the ROTATING DISPLAY. Each display points screen shows as many as 11 enabled display points. (With 96 display points, the relay can present a maximum of 9 display points screens.) If a display point does not have text to display, the screen space for that display point is maintained.

Front-Panel Menus and Screens

Operate the relay front panel through a sequence of menus that you view on the front-panel display. The MAIN MENU is the introductory menu for other front-panel menus. These additional menus allow you on-site access to metering, control,

and settings for configuring the relay to your specific application needs. Use the following menus and screens to set the relay, perform local control actions, and read metering:

- Support Screens
  - Contrast
  - Password
- MAIN MENU
  - METER
  - EVENTS
  - BREAKER MONITOR
  - RELAY ELEMENTS
  - LOCAL CONTROL
  - SET/SHOW
  - RELAY STATUS
  - VIEW CONFIGURATION
  - DISPLAY TEST
  - RESET ACCESS LEVEL
  - ONELINE DIAGRAM

See *Section 4: Front-Panel Operations in the SEL-400 Instruction Manual* for information on most of these screens. The following screen descriptions are unique to the SEL-411L.

Meter

The relay displays metering screens on the LCD. Highlight METER on the MAIN MENU screen to select these screens. The METER MENU, (an example is shown in *Figure 4.2*), allows you to choose the following metering screens corresponding to the relay metering modes:

- RMS METER
- FUNDAMENTAL METER
- DEMAND METER (if enabled in group settings)
- ENERGY METER
- MAX/MIN
- SYNCHRONISM CHECK (if enabled in group settings)
- DIFFERENTIAL METER (available when E87L = Y (group settings) and E87CH is enabled (Port 87 settings)




Figure 4.2 METER MENU Screens

NOTE: Global settings ESS (Enable Source Selection) and NUMBK (Number of Circuit Breakers) affect how the relay determines the line current and the voltage source for protection functions (directional elements, load encroachment, out-of-step logic, distance element, and loss-of-potential).

Combinations of relay Global settings ESS and NUMBK give you metering data for Line, Circuit Breaker 1, and Circuit Breaker 2 when you view RMS METER, FUNDAMENTAL METER, and MAX/MIN metering screens. The relay shows the METER SUBMENU shown in *Figure 4.3* so you can choose the line or circuit breaker data that you want to display.

For example, if you have two sources feeding a transmission line through two circuit breakers and you set ESS := 3, NUMBK := 2, then the relay measures BREAKER 1 currents, BREAKER 2 currents, and combined (Circuit Breakers 1 and 2) currents for LINE. The relay displays the METER SUBMENU screen when you make this settings configuration.

Other combinations of settings ESS and NUMBK do not require separate circuit breaker metering screens; for these configurations, the relay does not present the METER SUBMENU screen. See *Current and Voltage Source Selection on page 5.144* and *Global Settings on page 8.2* for information on configuring Global settings ESS, NUMBK, LINEI, BK1I, and BK2I.




Figure 4.3 METER SUBMENU

The relay presents the meter screens in the order shown in each column of *Figure 4.4* and *Figure 4.5*. Once you have selected the type of metering data to display (RMS METER, FUNDAMENTAL METER, DEMAND METER, ENERGY METER, MAX/MIN, or SYNCHRONISM CHECK), you can scroll through the particular display column by pressing the **Down Arrow** pushbutton. Return to a previously viewed screen in each column by pressing the **Up Arrow** pushbutton. Press **ESC** to revert the LCD screen to the METER SUBMENU and METER MENU screens.

The metering screens show reset options for the MAX/MIN, ENERGY METER, PEAK DEMAND METER, and DEMAND METER metering quantities at the end of each screen column. Use the **Left Arrow** and **Right Arrow** pushbuttons to select a NO or YES response to the reset prompt, and then press **ENT** to reset the metering quantity.

NOTE:
(a) If EDCMON = 1
(b) If EDCMON = 2




Figure 4.4 RMS, FUND, and DEMAND Metering Screens



n = 1 or 2, representing Circuit Breaker 1 or Circuit Breaker 2, respectively.

Figure 4.5 ENERGY, MAX/MIN, and SYNCH CHECK Metering Screens

DIFFERENTIAL METERING

```
DIFFERENTIAL METER
ALPHA PLANE
87LA = 0.000 ±000.0°
87LB = 0.000 <angle>
87LC = 0.000 <angle>

87LQ = 0.000 <angle>
87LG = 0.000 <angle>
```

(a)
Screen (a) if E87L = Y

```
DIFFERENTIAL METER
ALPHA PLANE


 DATA NOT AVAILABLE
```

(b)
Screen (b) if 87MTR bit is not asserted.

```
DIFFERENTIAL METER
LOCAL (PU)

 IA = 00.000 ±000.0°
 IB = 00.000 <angle>
 IC = 00.000 <angle>

 I1 = 00.000 <angle>
3I2 = 00.000 <angle>
3I0 = 00.000 <angle>
```

Screen visible if E87L = Y

```
DIFFERENTIAL METER
CHANNEL 1(PU)

 IA = 00.000 ±000.0°
 IB = 00.000 <angle>
 IC = 00.000 <angle>

 I1 = 00.000 <angle>
3I2 = 00.000 <angle>
3I0 = 00.000 <angle>
```

(a)
Screen (a) if E87L = Y and 87CHnRQ = 1
n = 1-3

```
DIFFERENTIAL METER
CHANNEL 1 (PU)


 DATA NOT AVAILABLE
```

(b)
Screen (b) if 87CHnOK bit is not asserted.

```
DIFFERENTIAL METER
DIFF. CURRENTS (PU)

 IA = 00.000 ±000.0°
 IB = 00.000 <angle>
 IC = 00.000 <angle>

 I1 = 00.000 <angle>
3I2 = 00.000 <angle>
3I0 = 00.000 <angle>
```

(a)
Screen (a) if E87L = Y

```
DIFFERENTIAL METER
DIFF. CURRENTS (PU


 DATA NOT AVAILABLE
```

(b)
Screen (b) if 87MTR bit is not asserted.

Figure 4.6 Differential Metering

Events

NOTE: The relay displays the traveling-wave information in the LOCATION field if the fault location method (FLM) is traveling-wave (TW). If FLM is not TW, then the relay displays the results of the impedance-based fault location calculations as either multi-ended (ME) or single-ended (SE).

Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual describes the viewing of summary events from the front panel. *Figure 4.7* illustrates what a summary event report looks like in the SEL-411L.




Figure 4.7 EVENT SUMMARY Screens

Breaker Monitor

The relay features an advanced circuit breaker monitor. Select BREAKER MONITOR screens from the MAIN MENU to view circuit breaker monitor alarm data on the front-panel display.

Figure 4.8 shows sample breaker monitor display screens. The BREAKER n ALARM COUNTER screen displays the number of times the circuit breaker exceeded certain alarm thresholds (see *Circuit Breaker Monitor on page 7.9*).

If you have two circuit breakers, have set NUMBK := 2, and have enabled the monitoring of both breakers (SET M), the alarm submenu in *Figure 4.8* appears first. Use the navigation pushbuttons to choose either Circuit Breaker 1 or Circuit Breaker 2. Press **ENT** to view the selected circuit breaker monitor information. An example of the BREAKER 1 ALARM COUNTER screen for a single-pole tripping circuit breaker is shown on the right side of *Figure 4.8*.




Figure 4.8 BREAKER MONITOR Report Screens

View Configuration

You can use the front panel to view detailed information about the configuration of the firmware and hardware components in the relay. In the MAIN MENU, highlight the VIEW CONFIGURATION option by using the navigation pushbuttons. The relay presents five screens in the order shown in *Figure 4.9*. Use the navigation pushbuttons to scroll through these screens. When finished viewing these screens, press **ESC** to return to the MAIN MENU.




Figure 4.9 VIEW CONFIGURATION Sample Screens

Target LEDs

The relay gives you at-a-glance confirmation of relay conditions via operation and target LEDs. These LEDs are located in the middle of the relay front panel.

A description of the general operation and configuration of these LEDs is described in *Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual*. In the SEL-411L, targets are latched when a trip occurs. For a concise listing of the default programming on the front-panel LEDs, see *Front-Panel Settings on page 8.45*.

Use the slide-in labels to mark the LEDs with custom names. Included on the SEL-400 Series Product Literature DVD are Customer Label Templates to print labels for the slide-in label carrier.




Figure 4.10 Factory-Default Front-Panel Target Areas

Figure 4.10 shows the arrangement of the operation and target LEDs region into several areas described in *Table 4.2*.

Table 4.2 Front-Panel Target LEDs

Label	Function
ENABLED, TRIP	Operational
INST, TIME, COMM, SOTF	Trip Type
ZONE 1, ZONE 2, ZONE 3, ZONE 4	Zone Activated
PHASE A, PHASE B, PHASE C, GROUND	Phase(s) or Ground
87L, 87L LOST, 87L ALM	Current Differential Protection Information
79 RESET, 79 LOCKOUT, 79 CYCLE, 25 SYNCH	Recloser and Synchronizing Status
50, 51, LOP, IRIG LOCKED	Instantaneous and Time-Delayed Overcurrent. LOP and IRIG

Trip Type

The relay indicates essential information about the most recent relay trip event with the LEDs of the Trip Type area. These trip types are **INST**, **TIME**, **COMM**, and **SOTF**.

The **INST** target LED illuminates, indicating operation of the instantaneous elements. This LED lights if elements Z1P (the Zone 1 phase-distance element), Z1G (the Zone 1 ground-distance element), or 87OP (current differential elements) pick up and the relay has not illuminated the **COMM** or **SOTF** targets.

The **TIME** target LED indicates that a timed relay element caused a relay trip. *Table 4.3* lists the elements that activate the **TIME** LED in the factory-default settings.

Table 4.3 TIME Target LED Trigger Elements—Factory Defaults

Mho/Quadrilateral
Z2GT, Z2PT
Z3GT, Z3PT
Z4GT, Z4PT

The **COMM** LED illuminates, indicating that tripping resulted from a communications-assisted trip. The relay lights the **COMM** target when there is a relay tripping condition and the Relay Word bit COMPRM (communications-assisted trip permission) asserts.

The **SOTF** target LED indicates that the switch-onto-fault protection logic operated. The relay illuminates the **SOTF** target when there is a relay tripping condition and the Relay Word bit SOTFT (switch-onto-fault trip) asserts.

Zone Activated

The zone activated area target indicators are the **ZONE 1**, **ZONE 2**, **ZONE 3**, and **ZONE 4** LEDs. These targets illuminate when the corresponding zone distance elements pick up and there is a relay tripping condition.

In factory-default programming, the lowest zone LED has priority; only the LED corresponding to the closest protection zone latches for distance element pickups.

The **ZONE 1** target illuminates if either the Z1P or Z1G distance elements operated.

The **ZONE 2** target illuminates if either the Z2P or Z2G distance elements operated and the similar elements in Zone 1 did not operate.

The **ZONE 3** target illuminates if either the Z3P or Z3G distance elements operated and the similar elements in Zone 1 and Zone 2 did not operate.

The **ZONE 4** target illuminates if either the Z4P or Z4G distance elements operated and the similar elements in Zone 1, Zone 2, and Zone 3 did not operate.

Phase(s) or Ground

The phase(s) or ground targets illuminate according to the relay special targeting logic. This logic accurately classifies which phase, phases, and/or ground were involved in a trip event.

The PHASE A target LED lights for faults on the power system A-phase. Single-phase-to-ground faults from A-phase to ground illuminate both the **PHASE A** and **GROUND** targets. A phase-to-phase fault between A-phase and B-phase illuminates the **PHASE A** target and the **PHASE B** target.

The relay displays faults involving other phase combinations similarly. If the phase-to-phase fault includes ground, the relay also lights the **GROUND** target. The relay lights the **PHASE A**, **PHASE B**, and **PHASE C** target LEDS for a three-phase fault.

Current Differential Protection Information

This LED illuminates when the line current differential protection operated and includes indication of phase, ground, and negative-sequence differential elements, as well as the 87 Direct Transfer Trip. The LED also illuminates when the 87L function is not available (lost); the relay is not in the master mode and will not trip via 87 DTT because the DTT is disabled, or none of the connected relays is in the master mode. Lastly, the LED illuminates when there is a channel alarm condition. Channel alarm conditions include:

- The channel is not OK for 0.5s (drop out, wrong relay ID, wrong firmware ID)
- The lost packet alarm is asserted
- The channel delay time is exceeded
- Channel asymmetry is exceeded while the channel is required
- The channel is required but not synchronized
- The 87L protection is not available (lost)

Recloser and Synchronizing Status

The **79 RESET**, **79 LOCKOUT**, and **79 CYCLE** target LEDs show the operating status of the reclosing function.

The **79 RESET** LED indicates that the relay recloser is in the reset or ready-to-reclose state for Circuit Breaker 1 (Relay Word bit BK1RS is asserted).

The **79 LOCKOUT** target illuminates when the relay has completed the reclose attempts unsuccessfully for Circuit Breaker 1 (a drive-to-lockout condition), or when other programmed lockout conditions exist.

The **79 CYCLE** target illuminates when the relay the relay is in the autoreclose cycle state for Circuit Breaker 1.

The **25 SYNCH** LED illuminates when the relay detects that the Circuit Breaker 1 voltages are within Synchronism Angle 1 (Relay Word bit 25A1BK1 is asserted). See *Synchronism Check on page 5.315* for complete details.

Instantaneous and Time-Delayed Overcurrent, LOP and IRIG

The **50** target LED indicates that an instantaneous overcurrent element picked up. These elements are the nondirectional 50P*n* phase overcurrent elements, 50Q*n* negative-sequence overcurrent elements, and the 50G*n* ground overcurrent elements, where *n* is the overcurrent level; *n* = 1, 2, 3, and 4.

The **51** target LED illuminates if a time-overcurrent element has timed out. The relay lights this LED if any of the selectable operating quantity inverse-time overcurrent elements 51T01–51T10 assert.

The **LOP** LED illuminates when the relay detects a loss-of-potential condition (Relay Word bit LOP is asserted). See *Loss-of-Potential Logic on page 5.176* for complete details.

The **IRIG LOCKED** target LED illuminates when the relay detects synchronization to an external clock with less than 500 ns of jitter (Relay Word bit TIRIG is asserted). For complete details see *IRIG-B Timekeeping on page 11.1 in the SEL-400 Series Relays Instruction Manual*.

Front-Panel Operator Control Pushbuttons

The front panel features large operator control pushbuttons coupled with amber annunciator LEDs for local control. *Figure 4.11* shows this region of the relay front panel with factory-default configurable front-panel label text.




Figure 4.11 Operator Control Pushbuttons and LEDs

Factory-default programming associates specific relay functions with the top eight pushbuttons and LEDs, as listed in *Table 4.4*. For a concise listing of the default programming for the front-panel pushbuttons and LEDs, see *Front-Panel Settings on page 8.45*.

Table 4.4 Operator Control Pushbuttons and LEDs—Factory Defaults

Label	Function
87L ENABLED	Enable current differential protection
COMM SCHEME ENABLED	Enable communications scheme
ALT SETTINGS	Switch between setting Group 1 and setting Group 2. The LED is illuminated when Group 1 is not the active setting group.
RELAY TEST MODE	Enter test mode
SPT ENABLE	Enable single-pole tripping
MANUAL CLOSE ENABLED	Enable manual closing
RECLOSE ENABLED	Enable automatic reclosing
BREAKER CLOSED	Close Circuit Breaker 1
BREAKER OPEN	Open Circuit Breaker 1

Press the operator control pushbuttons momentarily to toggle on and off the functions listed adjacent to each LED/pushbutton combination. The **CLOSE** and **TRIP** pushbuttons momentarily assert the close and trip relay outputs after a short delay.

The operator control pushbuttons and LEDs are programmable. *Figure 4.12* describes the factory defaults for the operator controls.

There are two ways to program the operator control pushbuttons. The first is through front-panel settings PB*n*_HMI. These settings allow any of the operator control pushbuttons to be programmed to display a particular HMI screen category. The HMI screen categories available are Alarm Points, Display Points, and Event Summaries, and SER. Front-panel setting NUM_ER allows the user to define the number of event summaries that are displayed via the operator control pushbutton; it has no effect on the event summaries automatically displayed or the event summaries available through the main menu. Each HMI screen category can be assigned to a single pushbutton. Attempting to program more than one pushbutton to a single HMI screen category will result in an error. After assigning a pushbutton to an HMI screen category, pressing the pushbutton will jump to the first available HMI screen in that particular category. If more than one screen is available, a navigation scroll bar will be displayed. Pressing the navigation arrows will scroll through the available screens. Subsequent pressing of the operator control pushbutton will advance through the available screens, behaving the same as the **Right Arrow** or the **Down Arrow** pushbutton. Pressing the **ESC** pushbutton will return the user to the `ROTATING DISPLAY`. The second way to program the operator control pushbutton is through SELOGIC control equations, using the pushbutton output as a programming element.

Using SELOGIC control equations, you can readily change the default LED functions. Use the slide-in labels to mark the pushbuttons and pushbutton LEDs with custom names to reflect any programming changes that you make. The labels are keyed; you can insert each Operator Control Label in only one position on the front of the relay. Included on the SEL-400 Series Product Literature DVD are word processor templates for printing slide-in labels. See the instructions included in the Configurable Label kit for more information on changing the slide-in labels.

The relay has two types of outputs for each of the front-panel pushbuttons. Relay Word bits represent the pushbutton presses. One set of Relay Word bits follows the pushbutton and another set pulses for one processing interval when the button is pressed. Relay Word bits PB1–PB12 are the “follow” outputs of operator control pushbuttons. Relay Word bits PB1_PUL–PB12PUL are the pulsed outputs.

Annunciator LEDs for each operator control pushbutton are PB1_LED–PB12LED. The factory defaults programmed for these LEDs are protection latches (PLT01, for example), settings groups, Relay Word bits (NOT SG1), and the status of the circuit breaker auxiliary contacts (52AA1). The asserted and deasserted colors for the LED are determined with settings PB*n*COL. Options include red, green, amber, or off.

You can change the LED indications to fit your specific control and operational requirements. This programmability allows great flexibility and provides operator confidence and safety, especially in indicating the status of functions that are controlled both locally and remotely.




Figure 4.12 Factory-Default Operator Control Pushbuttons

One-Line Diagrams

One-line diagrams are fully explained in *Section 5: Control in the SEL-400 Series Relays Instruction Manual*. The SEL-411L supports 25 selectable pre-defined single-screen one-line diagrams.

You can include the Bay control screen in the rotating display. Set ONELINE = Y (found under Front Panel settings), selectable screens, as shown in *Figure 4.13*.




Figure 4.13 Bay Control Screen Selected for Rotating Display

You can also configure an HMI pushbutton to give you direct access to the bay control screen. *Figure 4.14* shows an example of how to configure HMI Pushbutton 1 by selecting the **BC** option from the drop-down menu.




Figure 4.14 Configuring PB1_HMI for Direct Bay Control Access

The Bay Control indicates the status of breakers in the one-line diagrams. The setting EPOLDIS, Enable Single-Pole Discrepancy Logic controls the behavior. If the breaker is a single-pole type, Global Setting BK*n*TYP = 1, where *n* is 1 or 2, the breaker status will be determined based on the EPOLDIS setting. If EPOLDIS = Y, then the breaker status is indicated by the Relay Word bits 52ACL*n*, 52BCL*n*, and 52CCL*n*, which check for current to determine the breaker status. This setting is useful to identify a pole discrepancy, where a pole may not open but the other two do. In this case, the breaker status would display a pole discrepancy screen as shown below in *Figure 4.15*. If EPOLDIS = N, the single-pole discrepancy logic is disabled, and the breaker status will follow the 52*n*CLSM SELOGIC setting.




Figure 4.15 Pole Discrepancy Screen

Predefined Bay Control One-Line Diagrams Configurations

The following pages illustrate all of the predefined busbar and bay control configurations in the relay defined by the (MIMIC settings). Select the bay screen that exactly matches the bay configuration being controlled from the following figures.

- *Figure 4.16–Figure 4.18*: Main Bus and Auxiliary Bus one-line diagram
- *Figure 4.19–Figure 4.20*: Bus 1, Bus 2, and Transfer Bus one-line diagram

- *Figure 4.21*: Transfer Bay one-line diagram
- *Figure 4.22*: Tie Breaker Bay one-line diagram
- *Figure 4.23–Figure 4.24*: Main Bus and Transfer Bus one-line diagram
- *Figure 4.25–Figure 4.26*: Main Bus one-line diagram
- *Figure 4.27–Figure 4.31*: Breaker-and-a-Half one-line diagram
- *Figure 4.32–Figure 4.33*: Ring Bus one-line diagram
- *Figure 4.34–Figure 4.37*: Double Bus Double Breaker one-line diagram
- *Figure 4.38*: Source Transfer Bus one-line diagram
- *Figure 4.39–Figure 4.40*: Throw-Over Bus one-line diagram

Busbar Configurations

Main Bus and Auxiliary Bus




Figure 4.16 Bay With Ground Switch (Option 1)




Figure 4.17 Bay Without Ground Switch (Option 2)




Figure 4.18 Tie Breaker Bay (Option 3)

Bus 1, Bus 2, and Transfer Bus




Figure 4.19 Bay With Ground Switch (Option 4)




Figure 4.20 Bay Without Ground Switch (Option 5)

Transfer Bay




Figure 4.21 Transfer Bay (Option 6)

Tie Breaker Bay




Figure 4.22 Tie Breaker Bay (Option 7)

Main Bus and Transfer Bus




Figure 4.23 Bay With Ground Switch (Option 8)




Figure 4.24 Bay Without Ground Switch (Option 9)

Main Bus




Figure 4.25 Bay With Ground Switch (Option 10)




Figure 4.26 Bay Without Ground Switch (Option 11)

Breaker-and-a-Half




Figure 4.27 Left Breaker Bay With Ground Switch (Option 12)




Figure 4.28 Right Breaker Bay With Ground Switch (Option 13)




Figure 4.29 Middle Breaker Bay (Option 14)




Figure 4.30 Left Breaker Bay Without Ground Switch (Option 15)




Figure 4.31 Right Breaker Bay Without Ground Switch (Option 16)

Ring Bus




Figure 4.32 Bay With Ground Switch (Option 17)




Figure 4.33 Bay Without Ground Switch (Option 18)

Double Bus Double Breaker




Figure 4.34 Left Breaker Bay With Ground Switch (Option 19)




Figure 4.35 Left Breaker Bay Without Ground Switch (Option 20)




Figure 4.36 Right Breaker Bay With Ground Switch (Option 21)




Figure 4.37 Right Breaker Bay Without Ground Switch (Option 22)

Source Transfer Bus




Figure 4.38 Source Transfer (Option 23)

Throw-Over Bus




Figure 4.39 Throw-Over Bus Type 1 Switch (Option 24)




Figure 4.40 Throw-Over Bus Type 2 Switch (Option 25)

Panning

When you specify a custom layout that is too large for one screen, you can take advantage of the panning feature to display sections not visible in the present screen view. *Figure 4.41* shows an example station with a breaker-and-a-half application.




Figure 4.41 Screen 1




Figure 4.42 Screen 2

As *Figure 4.41* and *Figure 4.42* show, panning is discontinuous and requires you to toggle between two front-panel screens.

- Screen 1 plus the common area (*Figure 4.41*)
- Screen 2 plus the common area (*Figure 4.42*)

When you specify a custom screen, be sure to separately specify these three areas.

SECTION 5

Protection Functions

This section provides a detailed explanation for each of the many relay protection functions. Each subsection provides an explanation of the function, along with a list of the corresponding settings and Relay Word bits. Logic diagrams and other figures are included.

Functions discussed in this section are listed below.

- *87L Theory of Operation on page 5.2*
- *87L Differential Elements on page 5.29*
- *87L Communication and Timing on page 5.100*
- *87L Channel Configuration, Alarming, and Logic on page 5.117*
- *CT Selection Procedure on page 5.139*
- *Current and Voltage Source Selection on page 5.144*
- *Inverting Polarity of Current and Voltage Inputs on page 5.157*
- *Polarizing Quantity for Distance Element Calculations on page 5.157*
- *Frequency Estimation on page 5.158*
- *Time-Error Calculation on page 5.160*
- *Fault Location on page 5.162*
- *Open-Phase Detection Logic on page 5.173*
- *Pole-Open Logic on page 5.173*
- *Loss-of-Potential Logic on page 5.176*
- *Fault-Type Identification Selection Logic on page 5.180*
- *Ground Directional Element on page 5.181*
- *Phase and Negative-Sequence Directional Elements on page 5.192*
- *CVT Transient Detection on page 5.193*
- *Series-Compensation Line Logic on page 5.194*
- *Load-Encroachment Logic on page 5.195*
- *Out-of-Step Logic (Conventional) on page 5.196*
- *Out-of-Step Logic (Zero Settings) on page 5.202*
- *Mho Ground-Distance Elements on page 5.219*
- *Quadrilateral Ground-Distance Elements on page 5.223*
- *Mho Phase-Distance Elements on page 5.229*
- *Quadrilateral Phase-Distance Elements on page 5.233*
- *Directionality on page 5.241*
- *Zone Time Delay on page 5.242*
- *Instantaneous Line Overcurrent Elements on page 5.244*
- *High-Speed Directional Overcurrent Elements on page 5.248*
- *Selectable Time-Overcurrent Elements (51) on page 5.250*
- *Over- and Undervoltage Elements on page 5.257*

➤ *Over- and Underpower Elements on page 5.261*
➤ *IEC Thermal Elements on page 5.265*
➤ *Switch-Onto-Fault Logic on page 5.271*
➤ *Communications-Assisted Tripping Logic on page 5.273*
➤ *Directional Comparison Blocking Scheme on page 5.274*
➤ *Permissive Overreaching Transfer Tripping Scheme on page 5.277*
➤ *Directional Comparison Unblocking Scheme Logic on page 5.285*
➤ *Trip Logic on page 5.289*
➤ *Breaker Failure Open-Phase Detection Logic on page 5.299*
➤ *Circuit Breaker Failure Protection on page 5.300*
➤ *Over- and Underfrequency Elements on page 5.311*
➤ *Undervoltage Supervision Logic on page 5.312*
➤ *Synchronism Check on page 5.315*

87L Theory of Operation

This section provides a high level overview of the line current differential protection function (87L) in the relay. It also reviews such key 87L operating principles as scaling, sampling, transmission, alignment, and processing of current signals; the alpha plane operating characteristic; external fault detection and built-in security; line charging current compensation; and application with in-line transformers.

The 87L element of the relay can protect two-, three-, or four-terminal lines. Each terminal can be connected in a dual-breaker arrangement (ring-bus, breaker-and-a-half, or double-bus double-breaker). The relay provides proper security for the 87L function by supporting two current inputs for individual measurement of the two currents at each line terminal. Through the use of SELOGIC control equations, you can include or exclude each current input dynamically from the differential zone, allowing such advanced applications as breaker substitution (breaker transfer) in double-bus single-breaker or transfer bus configurations.

NOTE: The Port 5 NETPORT setting determines the port pair to use for Station Bus communication. IP-based network traffic and GOOSE network traffic are transmitted and received on these ports. The remaining port pair is used for Process Bus communication, through which only 87L and future Sampled Value (SV) network traffic are transmitted and received. Take care not to use the same VLAN tags for outgoing 87L and outgoing GOOSE data to avoid mixing Process bus traffic with Station bus traffic. However, the VLAN IDs of incoming GOOSE data can be the same as outgoing 87L VLAN IDs.

You can use the relay to perform 87L applications either over serial or Ethernet communications media. Order with your relay as many as two serial ports dedicated to the 87L function. These ports support copper and fiber communications media including direct fiber, multiplexed fiber (C37.94), EIA-422, and G.703 interfaces. The relay provides applications for two- and three-terminal lines through two serial ports intended for point-to-point communications. Two-terminal lines offer an option for using two channels in a standby channel switchover scheme, providing built-in 87L scheme channel redundancy. In three-terminal applications, you can use the 87L scheme in the master mode (all relays configured to receive both remote sets of data, and tripping directly) or in the master-outstation mode (two relays with no access to all remote data, and tripping via direct transfer trip bit sent from the master over the 87L channel). When in the master mode, the scheme switches automatically to the master-outstation mode upon loss of an 87L channel.

NOTE: The 87L packet is 802.1Q compliant, so you can establish VLANs just for 87L traffic. However, if the 87L VLAN-tagged traffic passes through VLAN-unaware parts of the network, VLAN-unaware equipment may not process the VLAN tags and will treat the 87L traffic as normal multicast traffic.

You can apply the 87L function, when it is configured to work over Ethernet to two-, three-, or four-terminal lines. Two Ethernet ports are dedicated to the 87L data exchange over Ethernet. The relay uses these ports for no other communications functions when the 87L function is enabled. Two other ports are available for engineering access or Ethernet communications. One of the ports is configured as primary, while the other works in a media failover scheme to provide a

redundant Ethernet connection between the relay and associated Ethernet equipment. All relays using Ethernet for their 87L function require a properly engineered Ethernet network with a dedicated virtual local area network (VLAN).

The relay offers two modes of current data synchronization: channel-based and external-time-based. The channel-based mode works without any external time sources but requires the 87L communications channel to be symmetrical (the channel delays in the transmit and receive directions must be identical or nearly identical). If you cannot guarantee channel symmetry, you can use external high-precision time sources connected via standard IRIG-B inputs or PTP to apply the relay in the external-time-based synchronization mode. There are a number of fallback modes for situations in which one or more time sources are unavailable or report degraded time accuracy via the time-quality bits in the IRIG-B signal. When you apply the 87L function over Ethernet, the function uses only the external-time-based synchronization mode; you cannot use Ethernet applications in the channel-based mode.

The 87L function of the relay uses phase (87LP), negative-sequence (87LQ), and zero-sequence (87LG) currents for excellent security, sensitivity, and speed. The function works on current samples to provide fast and sensitive external fault detection that guards against current transformer (CT) saturation, harmonic measurement for in-line transformers, high-speed operation, and other advantages.

The 87L function of the relay allows in-line transformer applications that compensate for vector group, ratio, and zero-sequence of the in-zone transformer. You can also use harmonic blocking, restraint, or both, for stabilization under magnetizing inrush conditions. You can protect multiwinding transformers through the use of multiple current inputs available on locally and remotely installed relays.

Use the line charging current compensation for enhanced sensitivity and security in the 87L function for long extra high-voltage line or cable applications. The compensation is based on voltage signals with a built-in fallback response if some of the voltage sources suffer loss-of-potential conditions or become otherwise unavailable. In this way, the 87L function retains a current-only scheme benefit. The function performs compensation on a per-phase basis and in the time domain. Therefore, the compensation is accurate under balanced and unbalanced conditions and for line pickup with uneven breaker pole operation, internal and external faults, etc.

The 87L function follows the tried-and-true alpha plane operating characteristics. The relay applies a generalized alpha plane algorithm to allow applications with multiple currents of the differential zone (multiple- and dual-breaker line terminals), applications with harmonic restraining for in-line transformers, and applications with line charging current compensation. The generalized alpha plane principle is similar to the two-terminal version used by the SEL-311L Line Current Differential Protection and Automation System. However, the SEL-311L and SEL-411L relay are two completely independent hardware and firmware platforms. They are not compatible to be applied together in a line current differential scheme.

The following subsections elaborate on the 87L algorithm, providing greater understanding of how the 87L function works, its inherent advantages, and implications of design choices for application and testing. This manual provides more detailed description of internal logic, settings, Relay Word bits and analog quantities in respective sections.

Signal Processing

Calculation of harmonics in the differential current for in-line transformer applications with no need to send harmonics of the terminal currents over the 87L channel. Through the use of instantaneous values, the 87L function in the relay provides the following:

- External fault detection based upon the sequence of rise in the differential and through currents.
- Independent sampling and subsequent resampling when relays align data, with no need to synchronize relay analog-to-digital converters (ADCs).

These and other advantages of the sample-based 87L implementation simplify relay design and yield a more robust product.

The relay samples its ac input current and voltages at a fixed sampling rate of 8 kHz for digital fault recording functionality. The relay then downsamples and tracks the frequency of this stream of samples to feed local functions such as voltage and current magnitude calculations.

The relay performs a separate downsampling process to a fixed rate of 1 kHz to produce current samples for transmission to the remote relays in the 87L scheme. The relay applies an appropriate anti-aliasing filter when downsampling and scales current signals prior to transmission, to account for differences in the CT (ratios and nominal secondary currents) and in-line transformer ratios (if applicable).

The relay adds all local currents that bound the 87L differential zone prior to transmission (see *Figure 5.1*) to optimize communications bandwidth requirements by sending only one current, even in dual-breaker applications. Effectively, the transmitted instantaneous current represents the current that flows into the protected line at the local terminal.




Figure 5.1 Sampling and Transmitting Instantaneous Local Currents in the 87L Scheme (Breaker-and-a-Half Scheme)

The sum of all such currents among all of the line terminals produces the true differential current for the complete 87L zone (see *Figure 5.2*).

$$i_{LOC} + i_{REM1} + i_{REM2} = i_{CT1} + \ldots + i_{CT6} = i_{DIF}$$

Equation 5.1

We can therefore refer to the transmitted instantaneous currents (iLOC) as "partial differential" currents.




Figure 5.2 Consolidating Currents in the 87L Scheme While Conserving the Channel Bandwidth

The relay transmits 87L data packets every 4 ms. Each packet contains four consecutive 1 kHz samples of the local current. Transmitting more data in each packet improves the payload-to-overhead ratio and optimizes further the usage of the communications channel. Relays align all local and remote currents they receive to compensate for independent, not simultaneous, sampling of the relays in the 87L scheme as well as variable channel latencies. At this stage, each relay uses the local frequency tracking algorithm to re-sample the aligned 1 kHz samples to a variable rate of 16 samples per cycle. The frequency tracking algorithm is common for the local signals, protection functions, and the 87L. Frequency tracking improves accuracy of the 87L function, particularly the sequence differential elements 87LQ and 87LG.

The relay uses the tried-and-true full-cycle cosine filter algorithm to pass frequency-tracked 16-samples-per-cycle 87L currents for phasor estimation. The relay then derives symmetrical components to facilitate the 87LQ and 87LG functions. A number of other signal processing operations also take place to enable external fault detection and other built-in elements of the 87L scheme.

In addition, relays measure and communicate magnitudes of the 87L zone currents. Such measurement and communication of this information, part of the generalized alpha plane algorithm, enhances security during external fault conditions. As *Figure 5.2* illustrates, each relay adds the magnitudes of all local currents and provides the result to all other relays in the scheme. In this way, each relay develops a representative value of the through current for the 87L zone. The sum of all such current magnitudes from all line terminals produces the true restraining current for the complete 87L zone (see *Figure 5.2*).

$$I_{RST\ LOC} + I_{RST\ REM1} + I_{RST\ REM2} = I_{CT1\ MAG} + \ldots + I_{CT6\ MAG} = I_{RST}$$

Equation 5.2

We can therefore refer to the transmitted current magnitudes ($I_{RST\ LOC}$) as "partial restraining" currents.

The relay applies the restraining current in the generalized alpha plane algorithm; it does not use this current value directly for tripping. Each 87L data packet includes five magnitudes (A, B, C, Q, and G). The relay uses these for security of the 87LP, 87LQ, and 87LG elements, accordingly. Each packet includes a total of 3 (phases) • 4 (samples) = 12 current samples and a total of 5 restraining quantities. In this way, the relay optimizes 87L communications further to provide maximum fidelity to the operating signal and sufficient fidelity to the auxiliary restraining quantities.

In summary, the relay signal-processing scheme allows consolidation of all 87L zone currents with good fidelity toward the operating signal and adequate fidelity for other auxiliary portions of the 87L algorithm. As a result of data acquisition, transmission, reception, alignment, and frequency tracking, each relay working in the master mode can access differential current as samples, phase, and symmetrical phasors; other signal features from samples at the receiving end; and the total magnitude of the 87L zone through current. These operating and restraining quantities feed into the generalized alpha plane algorithm, as explained in *Generalized Alpha Plane on page 5.6*.

Generalized Alpha Plane

The alpha plane line current differential protection principle can be applied naturally to zones bounded by two currents, such as for two terminal lines connected in a single-breaker arrangement (see *Figure 5.3*). For this case, we measure and compare a complex ratio of the two currents ($k = I_L/I_R$) with the operating characteristic.




Figure 5.3 Traditional Alpha Plane Operating Characteristic for 87L Zone With Two Currents

The alpha plane operating principle has proven secure, fast, and sensitive because of a combination of factors including good immunity to data synchronization errors and CT saturation on external faults, good sensitivity and speed of the sequence differential elements (87LQ and 87LG), and good sensitivity of the 87LQ and 87LG elements under the presence of line charging currents.

The term "generalized alpha plane" refers to an algorithm with the following characteristics:

- It measures any number of currents that bound the differential zone.
- It allows arbitrary manipulation of the differential and restraining auxiliary signals.
- It results in two equivalent currents that produce a complex ratio on the alpha plane, with this ratio checked against the traditional alpha plane operating characteristic.

The relay uses a generalized (expanded) alpha plane algorithm for the following reasons.

- Ability to work in multiterminal lines with each terminal having multiple currents bounding the 87L zone. For example, in a four terminal line with each terminal connected in a dual-breaker arrangement, eight currents bound the differential zone. The traditional alpha plane expects two currents in the differential zone.
- Ability to perform line charging current compensation while not having to estimate the exact amount of charging current from each terminal bounding the differential zone. The traditional alpha plane works on the zone currents and would require each zone current to be compensated individually for the effect of the line charging current.
- Ability to provide in-line transformer protection, particularly with the advantage of harmonic restraining for the magnetizing inrush conditions. The traditional alpha plane does not recognize the concept of a restraining signal and cannot accommodate such applications.
- Ability to better restrain the sequence differential elements (87LQ and 87LG) under external faults that do not generate any natural restraint for these elements (three-phase symmetrical faults, for example).

In the following description of the generalized alpha plane algorithm, all currents belong to the same phase of the 87LP element (A, B or C) or are the negative-sequence (3I2) or zero-sequence (3I0) currents for the 87LQ and 87LG elements, respectively.

- I_1, I_2, … I_N are the phasors of the individual currents of the 87L zone ("partial differential" terms),
- I_{1RST}, I_{2RST}, … I_{NRST} are the magnitudes of the currents of the 87L zone ("partial restraint" terms),
- I_{DIF} is the phasor of the differential current,
- I_{RST} is the magnitude of the restraining current,
- $I_{L(EQ)}$ is the phasor of the first equivalent current of the generalized alpha plane,
- $I_{R(EQ)}$ is the phasor of the second equivalent current of the generalized alpha plane.

The differential current is a sum of phasors of individual currents.

$$I_{DIF} = I_1 + I_2 + \ldots + I_N$$

Equation 5.3

Such calculation occurs naturally through the concept of "partial differential" signals, as explained in Signal Processing. Each relay adds the local currents prior to transmission, and each relay adds quantities it receives, and the local quantities, to obtain the true differential signal.

The relay calculates the restraining current magnitude as a sum of the magnitudes of individual currents.

$$I_{RST} = I_{1RST} + I_{2RST} + \ldots + I_{NRST}$$

Equation 5.4

Such calculation occurs naturally through the concept of "partial restraining" signals, as explained in *Signal Processing on page 5.4*; each relay adds the magnitudes of the local currents prior to transmission, the received quantities, and the local quantities, to obtain the true restraining signal.

The generalized alpha plane responds to the differential phasor, as per *Equation 5.3*, and the restraining scalar, as per *Equation 5.4*, and calculates the two equivalent current phasors, $I_{L(EQ)}$ and $I_{R(EQ)}$. The algorithm selects the two equivalent currents that yield exactly the same differential current phasor and restraining scalar in the equivalent two-current zone as in the original N-current zone. This means that the algorithm starts with three equations (real and imaginary parts of the differential signal and the level of the restraining current) to obtain the four unknowns (real and imaginary parts of the two equivalent currents).

The generalized alpha plane algorithm of the relay selects the angular position of one of the equivalent currents to align this current with the zone current that yields the highest torque when projected on the differential current phasor. This value substitutes for a fourth equation necessary to solve for the four unknowns.

The relay calculates the following auxiliary signals:

$$R_{(k)} = Real(I_k \bullet I_{DIF}^*)$$

Equation 5.5

where k = 1...N and * stands for a complex conjugate.

The zone current I_k that yields the highest value to $R_{(k)}$ is selected for an angular reference of one of the two equivalent alpha plane currents.

$$\beta = Angle(I_k)$$

Equation 5.6

Next, an auxiliary signal is calculated as follows.

$$I_X = I_{DIF} \bullet 1\angle(-\beta)$$

Equation 5.7

NOTE: Numerical instability may occur for faults that result in differential and restraint currents of similar magnitude. To avoid this instability, the relay forces the result of *Equation 5.8* to 0∠0° under this condition. For this reason, when testing the relay under laboratory conditions that injects the same current in all terminals, the alpha plane calculation may show a value of 0∠0° instead of the expected value of 1∠0°.

And the relay calculates the following two equivalent currents.

$$I_{L(EQ)} = \left(\frac{Im(I_X)^2 - (I_{RST} - Re(I_X))^2}{2 \bullet (I_{RST} - Re(I_X))} + j \bullet Im(I_X) \right)$$

Equation 5.8

$$I_{R(EQ)} = (I_{RST} - |I_{L(EQ)}|) \bullet 1\angle 0°$$

Equation 5.9

Following calculation of the two equivalent currents as per *Equation 5.8* and *Equation 5.9*, the generalized alpha plane algorithm derives the complex ratio of the two currents and applies this to the operating characteristic. The relay performs these internal calculations independently for the A, B, C, Q, and G currents.

Note that when a given line terminal is a dual-breaker connection, the remote relays have no access to the individual phasors of the two currents, only to their sum. This is a minor limitation to the effectiveness of the generalized alpha plane algorithm; its strength results from reflecting the differential and through currents of the zone, and these two signals are always represented correctly at all relays of the 87L scheme.

Also note that the differential and restraining currents are inputs to the generalized alpha plane calculations. We can use protective relaying concepts to manipulate these currents arbitrarily and cause propagation into the alpha plane. For example:

- A line charging current compensation algorithm can reduce the amount of standing differential signal by calculating the present charging current and subtracting it from the measured differential current. Reduction in the differential current shifts the operating point of the alpha plane toward the ideal blocking point of 1∠–180°.
- A magnetizing inrush restraining algorithm can increase the level of restraining signal with the harmonics of the differential current to restrain the element under transformer inrush conditions. Increase in the restraining current shifts the operating point of the alpha plane toward the ideal blocking point of 1∠–180°.
- An external fault detection algorithm, upon detecting an external fault and in anticipation of possible CT saturation, can increase the level of restraining signal with the harmonics of the differential current. Increase in the restraining current shifts the operating point of the alpha plane toward the ideal blocking point of 1∠–180°.
- An external fault detection algorithm, upon detecting an external fault and in anticipation of possible CT saturation, can increase the level of restraining signal for the 87LQ and 87LG elements with a portion of the maximum phase restraint current to secure these functions in cases where they have no natural restraint. Increase in the restraining current shifts the operating point of the alpha plane toward the ideal blocking point of 1∠–180°.

In summary, the presence of an intermediate layer of differential and restraining signals before transitioning into the alpha plane allows the relay to apply tried-and-true protection concepts and maximize advantages of both traditional restraint and the alpha plane.

External Fault Detection

The 87L function of the relay incorporates an external fault detection algorithm. The algorithm analyzes certain features of the 87L zone currents to declare an external event such as a fault, a load pickup under exceptionally high X/R ratio, or a transformer inrush current that could jeopardize security of the 87L as possible CT saturation may follow. Assertion of the algorithm occurs before and regardless of CT saturation, bringing proper security to the 87L scheme, particularly to the 87LQ and 87LG elements.

The external fault detection algorithm consists of two paths. The ac saturation path guards against potentially fast and severe CT saturation resulting from very high current magnitude such as during close-in external faults; the dc saturation path guards against typically slower and less severe saturation that can result from relatively large and long-lasting dc component in the current signals such as during transformer inrush or remote faults with large X/R ratios that cleared slowly.

Figure 5.4 shows a simplified logic diagram of the ac saturation path of the algorithm. The principle of operation is based on the observation that all CTs of the differential zone perform adequately for a short time after the fault inception. If so, the differential current does not develop immediately on external faults, but the restraining signal increases immediately. This external fault pattern differs from the internal fault pattern, in which both the differential and restraining currents develop simultaneously. The algorithm monitors the difference by responding to changes in the instantaneous differential current and the instantaneous restraining currents. If the algorithm detects sufficient increase in the restraining signal with no corresponding increase in the differential signal, and the situation persists for a pre-determined portion of a power cycle, it declares an external fault. When both signals develop simultaneously, the EFD_{AC} logic does not assert.




Figure 5.4 AC Saturation Path of the External Fault Detector (Simplified)

Note that the algorithm needs no user settings, and the parameters of the scheme have been selected properly as factory constants.

Also note that the true instantaneous restraining signal is unavailable to the external fault detection algorithm. The algorithm calculates the instantaneous restraining signal as the sum of absolute values of the local currents and the received remote currents. For example, in a dual-breaker application with two remote relays, the equation becomes as follows (see *Figure 5.2*).

$$i_{RST} = |i_{CT1}| + |i_{CT2}| + |i_{REM1}| + |i_{REM2}|$$

Equation 5.10

If the remote terminal is a dual-breaker terminal, the received instantaneous current, i_{REM1} for example, is the sum of the two currents; it may not signify an external fault should the fault happen at that remote terminal.

For example, as in *Figure 5.2*, the instantaneous restraining current the T1 relay calculation is effectively as follows.

$$i_{RST} = |i_{CT1}| + |i_{CT2}| + |i_{CT3} + i_{CT4}| + |i_{CT5} + i_{CT6}|$$

Equation 5.11

The previous signal may fail to detect an external fault current close to remote terminal T2 with the fault current flowing in CT3 and out of CT4.

At the same time, the instantaneous restraining current the T2 relay uses will detect an external fault occurring close to the T2 terminal. Calculation of the instantaneous restraining current of the T2 relay is as follows.

$$i_{RST} = |i_{CT3}| + |i_{CT4}| + |i_{CT1} + i_{CT2}| + |i_{CT5} + i_{CT6}|$$

Equation 5.12

The previous term includes CT3 and CT4 currents individually, so the T2 relay will detect a through fault in the CT3–CT4 path.

In general, a given relay will detect an external fault, within the sensitivity limits of the external fault detection algorithm, for all external faults close to the associated line terminal. Depending on the exact current flow pattern through the line terminals toward the external fault, the relay may or may not detect external faults close to the remote line terminals. To solve this problem, relays (as in *Figure 5.5*) exchange external fault detected (EFD) bits to inform all relay terminals if any of the relays detect an external fault. Relays block EFD signaling if a given relay is in the stub bus condition. During the stub bus condition, the local 87L zone and the line differential zones are separate entities that should not share signals with each other about external faults.




Figure 5.5 Sharing the EFD Bits Among Relay Terminals

Figure 5.6 shows a simplified logic diagram of the dc saturation path of the algorithm. The logic checks if the dc component in any of the local 87L zone currents is relatively high, as compared with the CT nominal and the ac component at the time. If the dc component is high, and the differential current is low compared with the restraining current, EFD_{DC} asserts in anticipation of possible CT saturation resulting from overfluxing because of the dc component. As with the ac saturation detection algorithm, relays share detection results to ensure that all relays are informed about possible CT saturation even if relays have no direct access to individual currents and their dc component measurements (see *Figure 5.5*).




Figure 5.6 DC Saturation Path of the External Fault Detector (Simplified)

Because the 87L function of the relay incorporates the ac saturation path, requirements for CTs can be relaxed. It is sufficient for security that all CTs of the differential zone perform reasonably well under high-current external faults for about a quarter power cycle. This allows reliable detection of external faults and increases security of the relay. Subsequent saturation of one or more CTs does not impact the external fault detection algorithm.

Incorporation of the dc saturation path into the 87L function of the relay allows relaxing CT requirements with respect to large X/R ratio or decaying dc components. All CTs of the differential zone should perform reasonably well under magnetizing inrush and other heavily offset current waveforms for about three power cycles. This allows reliable detection of slowly decaying dc component and increases security of the relay. Subsequent saturation of one or more CTs does not impact the external fault detection algorithm.

Upon asserting the EFD Relay Word bit locally or remotely via either the ac saturation or dc saturation path of the algorithm, the 87L function engages extra security as follows.

- The function switches blocking angle and radius of the alpha plane operating characteristic from normal security values to extended security values. This applies to all three differential elements (87LP, 87LQ, and 87LG). Refer to *87LP Phase Differential Elements on page 5.32* for more information about the normal and extended security 87L settings and logic.
- The function adds harmonics in the phase differential currents to the phase restraint terms on a per-phase basis, with factory pre-selected multipliers. As the spurious differential signal is typically considerably distorted, the restraint term increases significantly. This increase in the restraining term moves the operating point on the generalized alpha plane toward the ideal blocking point (1∠–180°), increasing security of the 87LP element. Refer to *87LP Phase Differential Elements on page 5.32* for more information about the 87L logic.
- The function adds a factory pre-selected portion of the maximum phase restraint term to the restraint terms of the 87LQ and 87LG elements. This accounts for phase-to-phase external faults that do not produce any zero-sequence restraint for the 87LG element and for three-phase balanced faults that do not produce any natural restraint for either the 87LG or 87LQ elements. In addition, the added term already receives harmonics from the differential current, magnifying

the stabilizing effect. This increase in the restraining term moves the operating points on the generalized alpha plane toward the ideal blocking point (1∠–180°), increasing security of the 87LQ and 87LG elements. Refer to *87LP Phase Differential Elements on page 5.32* for more information about the 87L logic.

Note that the EFD Relay Word bit does not block the 87L elements (you have the option of doing this blocking via SELOGIC control equations). The relay uses this design solution to maintain dependability for evolving external to internal faults and for internal faults following a cleared external fault within the period that the dropout timers maintain the EFD bit.

External Fault Detection Logic on page 5.53 describes the EFD logic in detail.

Line Charging Current Compensation

The relay compensates for line charging current by estimating an instantaneous value of the total line charging current on a per-phase basis and subtracting this value from the measured differential current. The relay uses instantaneous values of the line voltage and user-provided susceptance of the line, both positive- and zero-sequence, to calculate charging current in real-time on a sample-by-sample basis.

This compensation method is accurate under steady-state and transient conditions; the latter including external faults, internal faults, switching events, line energization even with uneven breaker pole operation, etc. Compensating the phase currents automatically removes the charging current from the sequence currents and improves not only the 87LP element, but the 87LQ and 87LG elements as well.

Each relay terminal of a given 87L scheme with access to voltage uses the lump parameter model of the transmission line and the local terminal voltage to calculate total charging current.

$$i_{CHARGE} = C_{LINE} \bullet \frac{dv}{dt}$$

Equation 5.13

Subsequently, the relay subtracts a portion of the total charging current proportional to the number of compensating terminals from the local phase current (from the “partial differential” term). For example, with two relays compensating for the charging current, each subtracts half of the total charging current; with three relays compensating, each subtracts one-third of the total charging current. Assume compensation by two relays (1 and 2). Each will augment the local current as follows.

$$i_{LOC1} = i_{MEASURED1} - 0.5 \bullet C_{LINE} \bullet \frac{dv_1}{dt}$$

Equation 5.14

$$i_{LOC2} = i_{MEASURED2} - 0.5 \bullet C_{LINE} \bullet \frac{dv_2}{dt}$$

Equation 5.15




Figure 5.7 Illustration of Signal Processing for Line Charging Current Compensation

When the relays calculate the differential currents, they will arrive at the following value.

$$i_{DIF} = i_{LOC1} + i_{LOC2} = i_{MEASURED1} + i_{MEASURED2} - C_{LINE} \bullet \frac{d}{dt} \bullet \frac{v_1 + v_2}{2}$$

Equation 5.16

Note that the term:

$$C_{LINE} \bullet \frac{d}{dt} \bullet \frac{v_1 + v_2}{2}$$

Equation 5.17

represents the total line charging current the relays calculate through use of the full line capacitance and the average terminal voltage. In the general case of N-terminal lines (N = 2, 3, or 4), the algorithm effectively works with the following term.

$$C_{LINE} = \frac{d}{dt} \bullet \frac{v_1 + \ldots + v_N}{N}$$

Equation 5.18

The average terminal voltage (from *Equation 5.18*) represents the voltage profile better than any particular single voltage along the line length, and its use improves the accuracy of the charging current compensation. Note that the relays do not use their communications bandwidth to share voltages; the effective averaging is a result of the signal processing shown in *Figure 5.7*.

By subtracting the total charging current from the differential signal prior to using the generalized alpha plane algorithm, the relay moves the operating point to the ideal blocking point (1∠–180°) when no internal fault conditions exist. This allows more sensitive settings, particularly for the 87LP element.

Note that the method works properly not only for an already energized line, but for energizing a line as well. Under this condition, the charging current that the line-energizing breaker supplies becomes a non-zero restraint term and the non-zero measured differential signal. The charging current compensation algorithm calculates and subtracts the charging current in real-time, decreasing the compensated differential current to much lower values, ideally zero. The generalized alpha plane working with a near-zero differential term and a non-zero restraining term will yield the ideal blocking point of 1∠–180°.

Equation 5.13 is a simplification for the purpose of explaining the method. The actual implementation for a three-phase transmission line uses the matrix approach to represent both the self- and mutual-capacitances of the line:

$$\begin{bmatrix} i_{CHARGE(A)} \\ i_{CHARGE(B)} \\ i_{CHARGE(C)} \end{bmatrix} = \begin{bmatrix} C_S & C_M & C_M \\ C_M & C_S & C_M \\ C_M & C_M & C_S \end{bmatrix} \bullet \frac{d}{dt} \begin{bmatrix} v_A \\ v_B \\ v_C \end{bmatrix}$$

Equation 5.19

where we can derive the self- and mutual-components from the positive- and zero-sequence susceptances of the line, per user settings.

$$C_S = \frac{1}{3 \bullet \omega}(B_0 + 2B_1)$$

Equation 5.20

$$C_M = \frac{1}{3 \bullet \omega}(B_0 - B_1)$$

Equation 5.21

The charging current compensation is beneficial for long transmission lines. The lumped parameter model of *Equation 5.13* or *Equation 5.19*, however, cannot represent these lines precisely. As a result, the algorithm may over- or under-compensate certain frequency components of the line charging current (see *Figure 5.8*, for example). The mismatch between the distributed parameter nature of the actual line and the lumped parameter model in use for charging current compensation is irrelevant for frequencies greater than a few hundred Hz, because the relay measurement algorithms filter out these frequency components. However, at frequencies less than a few hundred Hz, the over- or under-compensated charging current components can potentially decrease the effect of compensation.




Figure 5.8 Admittance of a Sample Transmission Line as a Function of Frequency and Line Length in Per Unit of the Value at 60 Hz Differences Between the Distributed Line and Its Lumped Parameter Model Can Lead to Under- or Over-Compensation of the Charging Current

The relay solves this problem by applying a high-pass filter to the differential current and using the rms measurement at its output to increase the natural restraining term for the phase currents prior to applying the generalized alpha plane (see *Figure 5.9*). In this way, the relay compensates for the bulk of the charging current by decreasing the differential current. The relay deals with the remainder resulting from the mismatch between the line model and the actual line by boosting the restraint term proportionally to the standing high-frequency components in the differential signal. Note that decreasing the differential term and increasing the restraint term brings the operating point of the generalized alpha plane closer to the ideal blocking point.




Figure 5.9 The Under- or Over-Compensated High-Frequency Components of the Charging Current Are Taken Care of by Boosting the Fundamental Frequency-Restraining Term

The actual relay implementation of the line charging current algorithm requires knowledge of the location of potential sources. With bus-side voltage transformers (VTs), the relay suspends compensation at a given terminal if the breaker opens because the bus voltage no longer represents the line voltage. Also, a loss-of-potential condition inhibits compensation. When potential sources become unreliable, the relay responds in an adaptive fashion. Some relays in the 87L scheme may suspend their compensation because of the open-pole or loss-of-potential conditions, but other relays in the scheme with healthy voltage will continue compensating. The effect of compensation is global and applies to all relays, including these with no voltage. The 87L function is therefore not

exposed to problems with voltage inputs, as long as there is at least one healthy voltage it can use for compensation. A fallback mode in the relay causes the function to switch to alternate settings in case of problems with compensation.

In-Line Transformers

The 87L function accommodates in-line power transformers as in *Figure 5.10* (a). We might encounter such an application typically where there is no circuit breaker (CB) present to separate the line and the transformer under fault conditions; the differential function protects both the transformer and the line. The 87L function performs vector group, ratio, and zero-sequence compensation per the art of transformer protection. It provides for overexcitation inhibit as well as harmonic blocking and/or restraint for magnetizing inrush conditions.

This application does not provide a full set of transformer protection features such as would be the case for a dedicated transformer protection relay shown in *Figure 5.10* (b). This application provides better protection for the transformer, improves operational experience, and allows autoreclosing by identifying faults in the transformer and line, with accurate fault location for the latter. You can use the line differential relay to execute direct transfer tripping (DTT) of the remote CB(s) from the transformer relay.

As *Figure 5.10* (c) illustrates, you can use the combined transformer and line application to provide backup or to protect transformers in very large substations with very long CT leads between the control enclosure and the breaker CTs. A full-featured transformer relay protects the transformer using the bushing CTs.




Figure 5.10 A Combined Transformer and Line Zone Protected With a Single Line Differential Relay Capable of Handling In-Line Transformers (a), With Dedicated Transformer and Line Relays (b), and With the Primary Protection Following the Dedicated Relay Approach While the Backup Protection Uses a Single 87L Relay (c)

Single 87L Relay

The relay performs proper compensation of measured currents in the local relay prior to transmitting the current data (see *Figure 5.11*), keeping remaining signal processing and algorithms intact after adjustment of the measured currents to account for the in-line transformer.




Figure 5.11 Compensation for In-Line Transformers is Performed at Early Stages of Signal Processing, Allowing the Rest of the Algorithm to Remain Unchanged

We can use matrix notation to write the compensation equations in the following general form:

$$\begin{bmatrix} i_{XFMR(A)} \\ i_{XFMR(B)} \\ i_{XFMR(C)} \end{bmatrix} = \frac{1}{TAP} \bullet [T] \bullet \begin{bmatrix} i_{CT(A)} \\ i_{CT(B)} \\ i_{CT(C)} \end{bmatrix}$$

Equation 5.22

where the 3x3 matrix [T] reflects the winding connection associated with a given CT (we assume all CTs to be connected in wye).

For example, for a wye-connected winding of a power transformer, you might use the following:

$$[T] = \frac{1}{\sqrt{3}} \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix}$$

Equation 5.23

while a power zigzag winding may require:

$$[T] = \frac{1}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix}$$

Equation 5.24

or a delta-connected winding may call for:

$$[T] = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$$

Equation 5.25

Please refer to *87L Differential Applications With In-Line Transformers on page 5.78* for a complete list of all supported compensating matrices and application guidelines on selecting them.

Note that the relay allows one transformer winding per CT input of the relay. For example, a dual CT input relay can be connected to measure two different windings of an in-line transformer. Each winding can have different connections for which a different compensating matrix setting is necessary. For windings connected as dual-breaker terminations, the settings for both current inputs are identical because they measure the same transformer winding (see *Figure 5.12*).




Figure 5.12 The Relay Allows Different Transformer Windings for Each Measured CT (a) as Well as Dual-Breaker Terminations of the In-Line Transformer Windings (b)

Scaling of 87L Currents and Tap Calculations on page 5.20 explains scaling and TAP settings, including in-line transformer applications.

The relay uses *Equation 5.22* to transform the measured currents at the very early stage of signal processing. This operation applies to measured samples, magnitudes used for restraining in the generalized alpha plane, calculated line charging currents, etc. The relay can therefore execute the remainder of the algorithm with no additional alternations (87L elements, external fault detection, charging current compensation, etc.). In particular, the 87LP and 87LQ elements are available to provide phase and sensitive negative-sequence differential protection for the line and transformer according to the generalized alpha plane operating characteristic.

The relay applies harmonic blocking to cope with power transformer overexcitation conditions. The harmonic blocking logic measures the levels of harmonics in the differential current, second, fourth, and fifth harmonics for inrush and overexcitation respectively, relative to the fundamental frequency component in the differential current. It asserts a block signal if harmonic levels exceed user-selected thresholds.

The relay supports harmonic blocking and/or restraint for power transformer magnetizing inrush conditions. The harmonic restraint logic for the magnetizing inrush conditions adds second and fourth harmonics, with selected multipliers, to the restraining signal of the 87LP function. The relay uses second harmonic also to block the negative-sequence differential element, 87LQ, if the harmonic level exceeds the user-selected threshold. The user-selected coefficients should be appropriate so that the total restraint is sufficient to hold back the function under

the worst-case scenario of transformer energization. This restraining action propagates through the generalized alpha plane operating principle, as *Figure 5.13* illustrates.




Figure 5.13 Principle of Harmonic Restraint in the Generalized Alpha Plane Operating Characteristic

87L Differential Applications With In-Line Transformers provides more detail on 87L operation, application, and settings related to in-line transformers.

Scaling of 87L Currents and Tap Calculations

The relay uses the following conventions to scale currents related to 87L function accommodation of different CT ratios, different CT secondary nominal currents at various line terminals, in-line transformers, and charging current compensation while optimizing signal accuracy and resolution.

An understanding of the 1 pu (per unit) value for the 87L function is necessary to apply pickup settings and to understand 87L internal logic related to comparators acting on differential, restraining, and individual currents. In applications without in-line transformers, 1 pu is the maximum primary current of any CT configured to be a part of the 87L zone. The relay determines the 1 pu value and appropriate tap coefficients automatically according to the ratios and nominal secondary currents of the local current input terminals (W and X) and user settings specifying the CT primary rating at the remote terminals. If a remote terminal is a dual-breaker terminal that uses both W and X current inputs, enter the highest CT primary between the two CTs as the user setting for the remote CT primary value.

In applications with charging current compensation, enter the line susceptance in secondary values. The PT ratio that defines the secondary value is the actual ratio of the voltage transformer the relay uses for charging current compensation. The CT ratio that defines the secondary value is the highest ratio of as many as two CTs configured as local inputs to the 87L zone.

In applications with in-line transformers, the 1 pu value is the power transformer nominal current at a given voltage level. The relay determines the 1 pu value and appropriate tap coefficients automatically according to the power transformer data (MVA and voltage associated with a given CT input) and CT data. To allow better optimization of the 87L communications channel, the relay expects you to enter the minimum ratio between the transformer nominal current (primary for a given winding) and the CT nominal current (primary) for any winding/current input combination that bounds the differential zone.

87L Differential Applications With In-Line Transformers on page 5.78 provides more information and numerical examples for determining settings related to signal scaling as well as for explaining internal tap calculations that the relay of a given 87L scheme performs.

Current Data Alignment

The relay allows alignment of current signal data through the use of the 87L channel (channel-based mode) or the explicit external time reference the relays receive (external-time-based mode).

In either mode of data alignment, the relay estimates the clock offset between a pair of relays communicating over an 87L channel. As each relay appends the data with time stamps in the local relay time, knowledge of the time offset allows each receiving relay to correct the original time stamps taken in the remote relay time to the local relay time and to use the data together with the local currents and other remote currents.

As a result of this general approach, each relay uses local time to time-stamp the transmitted local currents. A time offset between a pair of relay clocks changes very slowly, only as the result of a finite accuracy of the relay oscillators or finite accuracy of the connected external clocks. As a result, the estimated time offset does not change rapidly in response to channel interruption or switching. The relay therefore operates very reliably under a variety of events related to 87L communications. Because the estimated clock offset changes only very slowly, each relay averages this offset to further increase the accuracy of data alignment and to improve resilience of alignment to various communications events.

The channel-based mode uses an industry-recognized ping-pong algorithm to determine the time offset between a pair of relays. The method works accurately as long as the channel is symmetrical, meaning that channel propagation delays in both directions are identical.

In the channel-based synchronization mode, Relay 1 sends its 87L packet and timestamps the moment of transmission as t_0. The packet is marked with a sequence number to identify it at the time of use. Relay 1 uses its own local time to capture time t_0 (refer to *Figure 5.14*).




Figure 5.14 Illustration of the Channel-Based Synchronization Method

The packet arrives at Relay 2 after an unknown channel delay time (ranging from a few milliseconds to tens of milliseconds). Relay 2 uses its own local clock to capture the packet arrival time t_1. This clock is asynchronous with the clock of Relay 1. Time t_1 is necessary to measure the message hold time (turnaround time) at Relay 2 to facilitate the ping-pong algorithm for estimation of the channel delay.

Some time later, Relay 2 is ready to send its 87L packet to Relay 1. The message carries a time stamp of time t_2 in the local time of Relay 2. The hold time $t_H = t_2 - t_1$ is included in the payload of the message. Because of the constant sampling rate for 87L transmission of the relay, it is possible to pre-calculate the hold time at some point after capturing t_1 and to place this hold time conveniently in the packet ahead of the actual transmission. Relay 2 returns the message sequence number, informing Relay 1 that the hold time Relay 2 returned to Relay 1 was for the message that originated at t_0.

In its packet, Relay 2 includes a time stamp for the current samples t_{DATA}. In the relay implementation, the packet sequence number and this time stamp are the same number.

Relay 1 receives the packet after the channel delay (a few milliseconds to tens of milliseconds). It uses its own clock to capture the time of reception as t_3. From the sequence number it receives, Relay 1 knows that this is a reply to the message it sent at time t_0.

At this point, Relay 1 can finish the key calculations related to channel delay, clock offset, and data alignment.

Assuming symmetrical channel delay, the one-way channel delay is as follows.

$$t_{CH} = \frac{(t_3 - t_0) - t_H}{2}$$

Equation 5.26

Note that the difference between t_3 and t_0 is the time elapsed at the local relay, and the hold time is the time the remote relay measures and communicates back explicitly. Therefore, *Equation 5.26* makes sense even though its components come from two asynchronously running clocks.

Backdating t_3 by the channel delay time, we get the transmission time at Relay 2 expressed in the local time of Relay 1.

$$t_{2(@Relay1)} = t_3 - t_{CH}$$

Equation 5.27

Backdating further by the known delay in transmitting a packet after capturing the data (see t_{TX} in *Figure 5.14*), we obtain the data time stamp expressed in time of Relay 1.

$$t_{DATA(@Relay1)} = t_3 - t_{CH} - t_{TX}$$

Equation 5.28

The data time stamp expressed in Relay 2 time is included in the packet. This allows calculation of the time offset (i.e., the difference in time between the two relays).

$$t_{OFFSET} = t_{DATA(@Relay1)} - t_{DATA} = t_3 - t_{CH} - t_{TX} - t_{DATA}$$

Equation 5.29

Positive values of the offset time mean that the local clock (Relay 1) is leading the remote clock; negative offset means that the remote clock is ahead.

Inserting (5.26) into (5.29) gives the following key equation.

$$t_{OFFSET} = \frac{1}{2}(t_0 + t_3 + t_H) - t_{TX} - t_{DATA}$$

Equation 5.30

In the above equation, t_0 and t_3 are local time stamps, t_H and t_{DATA} are included in the received packet, and t_{TX} is a design constant.

Note that the clock offset value is a very stable number because it reflects a difference between clocks of the two relays, regardless of data latency and therefore regardless of the channel delay at any given moment. This means that the raw calculations per *Equation 5.30* are already very stable. Further averaging improves accuracy and provide for ride-through capability.

We then use the clock offset t_{OFFSET} to shift the received t_{DATA} time stamp to align it with the local time stamp of the relay.

$$t_{DATA(@Relay1)} = t_{DATA} + t_{OFFSET}$$

Equation 5.31

Differences in the channel latency in the transmit and receive directions (channel asymmetry) result in synchronization errors when using the channel-based synchronization method. Note that, because of raw clock offset calculation averaging, the relay is immune to temporary (transient) channel asymmetry. Only prolonged (standing) channel asymmetry would propagate through the averaging filters and result in alignment errors. This is advantageous, because many cases of channel asymmetry are short lived and result from the SONET/SDH systems switching paths.

Data alignment through use of the channel-based method is often considered superior because it requires no use of explicit time sources (traditionally including Global Positioning Systems (GPS) clocks) as part of the line protection scheme. The alpha plane operating characteristic of the relay handles synchronization errors on the order of a few milliseconds. However, if channel asymmetry exceeds permissible limits given targeted sensitivity and settings of the alpha plane, the relay provides an option to align the data according to explicit time sources (the external-time-based mode).

In the external-time-based mode, the two relays connected with an 87L channel must connect via the IRIG-B inputs or PTP to high-precision clocks that provide an absolute time.

The connected clocks must report time quality via the time-quality bits embedded in the IRIG-B signal according to the C37.118 standard specification, so that the relay can respond to situations when supplied time is insufficiently accurate for the 87L application.

In the external-time-based mode, the free-running clocks of the relays are each phase locked to the external time and are therefore mutually aligned. There is no need to calculate the time offset, because it is known to be zero.

$$t_{OFFSET} \equiv 0$$

Equation 5.32

The remainder of the data alignment algorithm, beginning with *Equation 5.31*, works identically to the channel-based mode after determination of time offset per *Equation 5.32*.

The relays monitor the presence and quality of connected time sources. The 87L data packet contains a bit that informs the remote relays if the local relay loses absolute time. In this way, the 87L scheme is guaranteed fail-safe if configured to use external time and this time becomes unavailable or degraded beyond the point of secure application.

Note that the 87L scheme allows configuration of the data alignment method on a per-channel basis. Some channels (symmetrical) may be configured to use the channel-based method. Alignment of data over these channels is not dependent on the presence and quality of connected time sources. Other channels (asymmetrical) may be configured to use the external-time-based method. Data alignment over those channels is dependent on the presence and quality of the connected time.

This flexibility in configuration can provide a way to limit exposure of the entire scheme to availability of time sources. Consider, for example, a two-terminal application with a redundant channel. Assume further that the primary channel is a direct point-to-point fiber connection and is, therefore, guaranteed to be symmetrical. This channel should be configured to use the channel-based synchronization mode. Assume that the secondary channel is a multiplexed channel for which there can be no guarantee of symmetry because of limitations in the communications network. This channel should be configured to use the external-time-based method. In this way, the availability and presence of time sources come into play only if the secondary channel is in use. When the primary channel is available and in use, the scheme is never exposed to time sources.

NOTE: From firmware versions R114 to R125, channel asymmetry calculations were only available in time-based mode (not in channel-based mode).

It is important to realize that the relay uses time for 87L protection only if it receives instruction to do so via the channel synchronization method setting. If you use this setting to select the channel-based mode, the relays will not use time for 87L protection, even if a valid time is available to the relays. If valid time is available at both relays of a given channel, the relays perform extra channel monitoring and statistics measurements that are possible only when both relays of a given channels are synchronized to the absolute time. The relays will, for example, measure channel asymmetry when absolute time is available at both relays working over a given channel; without absolute time, the relays can measure only the channel's round-trip delay.

The relay supports several time fallback strategies for the external-time-based synchronization mode. These strategies range from immediate disabling of the 87L function should a required time source become unavailable, to continuing operation in the channel-based synchronization mode if the channel needing time proves to be symmetrical prior to loss of the time reference. Operation in this latter case continues for as long as round-trip time does not change, suggesting the channel was not switched and that it therefore remains symmetrical. *Table 5.41* describes the time fallback modes and associated settings in detail.

Security With Respect to Communications Events

Line current differential relays are exposed to several types of communications events, particularly regarding security, for which there must be consideration in relay design.

Noise in the communications channel can corrupt data. The term noise refers to such issues in the communications channel as interference coupled to the channel media or electronics, failing components in the electronic devices comprising the network, poor quality of fiber terminations and associated losses, and marginal power budget for fiber transceivers.

The relay uses a 32-bit Bose-Chaudhuri-Hocquenghem (BCH) code to protect 87L data integrity. With a packet size of 255 bits, i.e., BCH (256, 223), the minimum distance for error detection is 10 bits, meaning that the relay detects all 9-bit errors. Assuming a binary symmetric channel (a uniform distribution of probability for corruption in any single bit in the packet), the probability of an undetected error is below $1.2 \cdot 10^{-10}$. The relay uses no error-correction algorithms, because these would degrade the strength of data protection.

The relay rejects corrupted packets, and the relay algorithm falls back gracefully, optimizing its response according to whether a single packet is lost or if more packets are unavailable.

Any data integrity protection has a finite non-zero probability of defeat. We realize that 87L relays will send, receive, and use significant numbers of packets during their service lives, so a second layer of protection against corrupted data is

necessary. A relay sends packets every 4 ms, about 7.884 billion packets a year. A 32-bit data integrity check is sufficient if the channel is relatively noise-free. However, protective relaying applications need to assume a worst-case scenario of standing noise in the communications channel such as results from a failing component in the communications equipment. As the failing component slowly degrades, the number of burst errors received by the relay increases. In this case the relay could receive more than one billion corrupted packets per year. Even though the probability that the receiving relay would fail to detect that one of the packets is corrupted is less than $1.2 \bullet 10^{-10}$ per corrupted packet, eventually it will happen, and that could result in an unwanted 87L operation. A state-of-the-art protective relay cannot tolerate such an event.

Refer to *Figure 5.15* for a preferred solution that involves ultra-sensitive and fast disturbance detection logic supervising both the current-based 87L operation and the execution of the received 87 Direct Transfer Trip bit (87DTT). In addition, it is advisable to use the channel monitoring and alarming features of the relay to detect excessive noise in the 87L channel and attend to any such problem before defeat of the constantly stressed BCH check combined with an accidental system event that could activate the disturbance detection logic.

Note that corrupted data that would activate the raw 87L function or spuriously assert the received 87DTT bit would be short lived, typically just a single packet. In the case of the 87L function, eight power cycles are sufficient to flush the corrupted data out of the windows of the 87L digital filters. In the case of the received 87DTT command, there exists a very low probability that more than two consecutive packets would defeat the BCH. Therefore, the relay uses a time delay approach when supervising the 87L with disturbance detection—the operation is instantaneous if disturbance detection confirms the fault. The relay delays the operation only if the disturbance detection fails to pick up. This precaution maximizes dependability while still fulfilling the primary purpose of the disturbance detection supervision.




Figure 5.15 Application of Disturbance Detection in the Relay

The disturbance detection algorithm responds to both local and remote quantities and is augmented by the stub bus condition and test mode (see *Figure 5.16*). In the stub bus situation, the remote signals are not a part of the 87L zone, so the relay permits remote disturbance detection by default. Under test conditions, the remote relays may or may not be injected with currents. Therefore, the 87L function receives supervision only from the local disturbance detection.




Figure 5.16 Local (87DDL) and Remote (87DDR) Disturbance Detection Harmonized With the Stub Bus (ESTUB) and Test (87TEST) Conditions

The local disturbance detector (87DDL) responds to sequence currents (zero- and positive-sequence) and voltages (zero-, negative-, and positive-sequence). The detector uses voltages to account for weak infeed conditions. It does not use voltages if the relay declares a loss of potential. Following detection of a disturbance, the 87DDL bit asserts for a minimum of 10 power cycles.

The disturbance detector takes local signals necessary for 87DDL logic prior to alignment of these signals. This allows the detector to operate faster, because it does not need to delay local data for alignment with the remote signals. Also, because it is independent from the alignment table, the local disturbance detector guards against possible issues with data alignment that might result from any unusual behavior of the 87L communications channel.

The remote disturbance detector (87DDR) responds to zero-, negative-, and positive-sequence components of all remote currents. If a given current is very low, such as upon the remote breaker being opened, or under weak infeed conditions, the current is not used and the detector provides permission for 87L to operate. This is to preserve dependability of the 87L operation. Once the detector detects a disturbance, the 87DDR bit asserts for a minimum of 10 power cycles.

Both the local and remote parts of the disturbance detection logic use the same adaptive algorithm depicted in *Figure 5.17*. The algorithm first calculates a one-cycle difference for the input phasor IN. This operation executes on a sample-by-sample basis and yields a very fast and sensitive response as a result of the subtraction of the standing value in the input phasor IN. Subsequently, the algorithm calculates the magnitude of this incremental signal. The algorithm filters this magnitude, DX, through an infinite impulse response (IIR) filter to determine how much standing noise exists in the DX signal. Normally, this standing noise is very small. Even under the presence of harmonics resulting from non-linear loads, for example, the phasor errors tend to be periodic and cancel as a part of the one-cycle delta calculation. The input to the IIR filter is clamped at appropriate minimum and maximum values for security and dependability. The standing value of the DX signal, multiplied by a factory constant k_{TH}, becomes an adaptive threshold of the comparator. If the DX signal exceeds this threshold, the output, OUT, asserts.

The disturbance detection algorithm is very sensitive, but it will not trigger under load conditions even if the load currents or voltages are heavily distorted, as long as these currents or voltages are periodic, which is always the case in power systems during steady states.

The local disturbance detection logic and the remote disturbance detection logic use the algorithm shown in *Figure 5.17* on a number of phasors. With this implementation of the disturbance detection, there are no concerns with dependability of the supervised 87L and 87DTT. First, the disturbance detection logic is very dependable and fast. Second, the net effect of a failure to detect a disturbance is a delayed operation of the 87L, and not a failure to operate.




Figure 5.17 Adaptive Disturbance Detector Algorithm

It is worth realizing that disturbance detection guards against multiple problems, not just undetected communications errors, and greatly increases security of the relay. Consider a simplified diagram of the relay-based 87L scheme shown in *Figure 5.18*.




Figure 5.18 Disturbance Detection Guards Against Multiple Problems Greatly Increasing Security

Consider the following failure modes.

- Undetected communications error (defeated BCH check). Under this scenario, the 87L function and 87DTT may spuriously pick up as a result of heavily corrupted remote data. The disturbance detector, which responds to remote currents, may pick up for the same reason. However, the portion of the disturbance detection that responds to local currents and voltages will not assert, preventing misoperation.
- A failure in the ac acquisition chain of the local relay (such as an ADC problem). Under this scenario, the 87L function may spuriously pick up because of heavily corrupted local data. The disturbance detector, which responds to local voltages and currents, may pick up for the same reason. However, the portion of the disturbance detection that responds to remote currents will not assert, preventing misoperation in the first few milliseconds of the event. Subsequently, self-tests will assert in the local relay and remove it from service. The disturbance detection logic therefore provides extra time to the self-test logic and, in combination with this logic, dramatically improves security of the 87L scheme.
- A failure in the ac acquisition chain of the remote relay (such as an ADC problem). Under this scenario, the 87L function may spuriously pickup because of heavily corrupted remote data. The disturbance detector, which responds to remote currents, may pick up for the same reason. However, the portion of the disturbance detection that responds to local currents and voltages will not assert, preventing misoperation in the first few milliseconds of the event. Subsequently, self-tests will assert in the remote relay to remove

from service the relay, its remote 87L function, and all other instances of the 87L function via the provisioned blocking bit in the 87L data packet. The disturbance detection logic therefore provides extra time to the self-test logic and, in combination with this logic, dramatically improves security of the 87L scheme.

- Problem with data alignment. Assume a hypothetical channel event or a single upset event in an internal component of the relay that leads transiently to a misalignment of the local and remote data. Under this scenario, the 87L function may spuriously pick up as a result of comparing incorrect local and remote current data. However, the portion of the disturbance detection that responds to local currents and voltages will not assert because it bypasses the alignment table, preventing misoperation of the 87L scheme.

Because of the exceptional sensitivity, minimum potential impact on dependability, and extra benefits that disturbance detection provides, the relay applies disturbance detection trip supervision permanently without an option to disable it.

Cross-connection of relays is another communications event to consider. In such a scenario, a given relay is inadvertently connected to the incorrect remote relay, or the relay is looped back into itself inadvertently. To guard against this threat, the relay uses transmit addresses and checks them upon reception against the expected receive address setting. When the received and expected addresses do not match, the relay does not use the data. In such a situation, the relay removes the 87L function from service and sets a user alarm.

87L Differential Elements

87L Elements

This section describes and explains logic diagrams, settings, analog quantities, and Relay Word bits associated with configuration of current inputs for the 87L function; 87L phase, negative-sequence, and zero-sequence differential elements; time-overcurrent differential protection for tapped loads; stub bus condition; and direct transfer tripping embedded in the 87L function.

Configuration of the 87L Current Inputs

The relay offers flexibility in the current inputs you can select for its 87L function. As *87L Theory of Operation on page 5.2* explains, you can facilitate advanced applications by dynamically including or excluding relay W and X current terminals in the 87L function. In addition, you can invert the polarity of a given current prior to using it in the 87L function. The relay allows different CT ratios and ratings among various terminals of the 87L scheme.

This section describes the basic settings related to the current inputs of the 87L function in typical applications without in-line transformers (E87XFMR = N). Refer to *87L Differential Applications With In-Line Transformers on page 5.78* if you apply the relay to a line including a power transformer connected in series.

Be sure to properly configure the relay current terminals via the CTRW and CTRX current transformer ratio settings prior to selection of settings pertaining to the 87L function.

The settings described in this section apply only to the 87L function (phase-sequence, negative-sequence, and zero-sequence differential elements).

87CTWL and 87CTXL

These SELOGIC control equations control whether a given relay current input terminal, W and X respectively, serves as the current input to the 87L function.

- If you program the SELOGIC control equation to a value other than 0, the corresponding current terminal of the relay is a part of the 87L function in terms of being a part of tap calculations, scaling, and consequently impacting the per-unit base quantity of the 87L differential zone.
- If the SELOGIC control equation asserts at a given time, the relay includes the corresponding current as an input to the 87L function.
- If the SELOGIC control deasserts at a given time, the corresponding current is not an input to the 87L function; the relay substitutes zeros for this current input to the 87L function.

Through the use of the 87CTWL and 87CTXL SELOGIC control equations, you can switch local currents dynamically as inputs to the 87L function in such advanced applications as breaker substitution (see *87L Theory of Operation on page 5.2* for more details).

Exercise care in designing an SELOGIC control equation for dynamic switching of the current inputs to the 87L function. Spurious assertion or deassertion of the equation while the associated current is other than zero will upset the differential balance and may cause misoperation. The 87L element incorporates local and remote disturbance detection supervision. The remote supervision allows the function to ride through potential race conditions when switching the currents. It is generally safe to switch the currents by asserting or deasserting the 87CTWL and/or 87CTXL SELOGIC control equations when the switched current is zero (the circuit breaker is opened). Otherwise, you may consider programming a supervisory condition (phase undervoltage, or negative-sequence overvoltage, for example) to accommodate potential race conditions between the current value and the SELOGIC control equation and any temporary unbalance in the differential current that a race condition might cause.

Also be careful when using auxiliary contacts of disconnect switches or breakers in the 87CTWL and 87CTXL SELOGIC control equations. An accidental assertion or deassertion will cause current unbalance and likely result in misoperation of the 87L function, depending on settings and load at the time. If you use the 89 auxiliary contacts, you should apply proper debounce settings for the relay inputs to deal with noise and battery ground faults and/or use both the 89a and 89b contacts to deal with performance issues of the 89 auxiliary contacts.

These considerations are similar to those in the art of low-impedance bus protection for reconfigurable buses where bus protection zones are dynamically switched to follow actual station configuration.

Most relay applications use static assignment to the relay current terminals to the 87L function, resulting in 87CTWL and 87CTXL SELOGIC control equations becoming constants, either 0 (the current is permanently excluded) or 1 (the current is permanently included).

Note that the relay has a dedicated mechanism for protecting the line in a temporary stub bus configuration, and that you should not use the 87CTWL or 87CTXL SELOGIC control equations for stub bus control of the 87L function (see *Stub Bus Condition on page 5.44* for more details).

The 87CTWL and 87CTXL Relay Word bits signal inclusion or exclusion, respectively, of a given current terminal of the relay in the 87L function.

Table 5.1 87L Current Input Configuration Relay Word Bits

Name	Description
87CTWL	Current Terminal W included as input to the 87L function
87CTXL	Current Terminal X included as input to the 87L function

87CTPWL and 87CTPXL

These settings control polarity of a given relay current input terminal, W and X respectively, as the local inputs to the 87L function.

Set the setting to **P** if the corresponding current is wired with polarity consistent with the other currents of the 87L zone. The 87L function will use the current directly as wired.

Set the setting to **N** if the corresponding current is wired with polarity that is the inverse of other 87L zone currents. The 87L function will invert the sign of the current before using it.

Note that the polarity setting applies to the 87L function only.

The current transformers are most commonly wired with a consistent polarity for the 87L zone of protection, so these settings will typically be set to **P** at all relays of the 87L scheme.

87CTP1R, 87CTP2R, and 87CTP3R

These settings specify the CT primary nominal currents for remote Relays 1, 2, and 3, respectively, allowing the relay to scale the remote currents for different CT ratios and ratings.

If a given remote relay uses a single current terminal as its local input to the 87L function (either the W or X current terminal), the corresponding 87CTP*x*R setting is the nominal primary current of the CT connected to the current terminal in use.

If a given remote relay uses both current terminal as its local inputs to the 87L function (both the W or X current terminals), such as in dual-breaker applications, the corresponding 87CTP*x*R setting is the higher of the two nominal primary currents of the CTs connected to the two current terminals of the remote relay.

87LTAPW and 87LTAPX

These read-only settings are the tap values the relay uses to scale its local currents connected to the W and X current terminals, respectively, to per-unit values for use in the 87L function.

The relay allows ratio matching with the taps in a range of 5–50 if the relay is a 5 A nominal relay, and within a range of 1–10 if the relay is a 1 A nominal relay.

You can apply 1 A and 5 A nominal CTs in the same 87L scheme.

The relays calculate the tap values as follows.

$$87LTAPW = \frac{CTBASE}{CTRW}, 87LTAPX = \frac{CTBASE}{CTRX}$$

Equation 5.33

The relays calculate the base value for the 87L function as the highest CT primary among the local and remote CTs of the 87L function.

$$CTBASE = \max(87CTP1R, 87CTP2R, 87CTP3R, CTRW \bullet I_{NOM}, CTRX \bullet I_{NOM})$$

Equation 5.34

where I_{NOM} is the nominal secondary current of the relay (5 A or 1 A).

Equation 5.34 uses both W and X local terms only if you have programmed the associated 87CTWL and 87CTXL SELOGIC control equations. The equation uses the E87CH application setting to apply the actual number of remote terminals (1, 2, or 3).

The CTBASE value of *Equation 5.34* represents a numerical value of 1.0 pu of the 87L zone, thus defining the meaning of other associated settings such as the overcurrent pickup thresholds for the 87L elements.

87LP Phase Differential Elements

This section describes the application without in-line transformers (E87XFMR = N). Refer to *87L Differential Applications With In-Line Transformers on page 5.78* if you apply the relay to a line including a power transformer connected in series.

As *Figure 5.19* shows, the phase differential elements apply the three basic settings of the alpha plane characteristic (pickup, radius, and blocking angle (see *Table 8.43*) to their operating quantities (magnitude of the differential current, ratio, and angle of the alpha plane (see *Table 5.2*).

The relay provides alpha plane settings as normal security settings and extended security mode settings. The 87L logic switches between the two sets according to the status of the 87LPSEC Relay Word bit (see *Extended Security Setting Switchover Logic on page 5.63*).

The 87L function contains two comparators: the overcurrent check and the alpha plane check.

The overcurrent supervision comparator checks the magnitude of the phase differential current, 87IΦFM, with the pickup setting 87LPP or 87LPPS (Φ = A, B, C and denotes the phase). The output of this comparator is available as the 87L50Φ Relay Word bit. *Figure 5.20* presents internal details of the overcurrent comparator.

The alpha plane comparator, as *Figure 5.21* illustrates, compares the ratio and angle of the generalized alpha plane (see *87L Theory of Operation on page 5.2*), k and A (87KΦ and 87APΦ in the case of 87LP), with the applicable radius RAD (87LPR or 87LPRS in the case of 87LP) and blocking angle BA (87LPA or 87LPAS in the case of the 87LP) settings.

Both conditions in *Figure 5.19* (the overcurrent and alpha plane, if asserted) receive further supervision from the master mode of the 87L function (87MTR Relay Word bit). The relay inhibits this logic if the 87L function is blocked locally or remotely (87BLK Relay Word bit asserted) or when it is in a local or remote test mode (87TEST Relay Word bit asserted).

Upon satisfaction of all *Figure 5.19* conditions, the 87LP logic drives the output Relay Word bit 87LΦ. The response is instantaneous if the disturbance detector is picked up (87DD Relay Word bit asserted, see *Disturbance Detection Logic on page 5.58* for more details). If the 87DD Relay Word bit is not asserted, the ele-

ment operates after an eight-cycle intentional time delay for security (see *87L Theory of Operation on page 5.2* for more discussion on the merits of disturbance detection supervision).

The *Figure 5.19* logic is identical for all three phases of the 87LP element. The relay consolidates output Relay Word bits, 87LA, 87LB, and 87LC into a single 87LP Relay Word bit for your convenience and routes these bits to the trip logic (see *Trip Logic on page 5.289* for more details).

When the relay is in test mode, the raw output of the alpha plane operating characteristic, with supervision only from the overcurrent check, is available as the 87TOUT Relay Word bit (see *Section 11: Relay Word Bits* for more information).

87USAFE is used to block the 87L function when the 87L data becomes unreliable. This could be caused by the channel becoming unsynchronized or the data becoming corrupted in the transmission path.

Table 5.2 87LP Phase Differential Elements Analog Quantities

Name	Description	Units
87IAFM	Differential current magnitude, A-Phase, full-cycle cosine-filtered	pu
87IBFM	Differential current magnitude, B-Phase, full-cycle cosine-filtered	pu
87ICFM	Differential current magnitude, C-Phase, full-cycle cosine-filtered	pu
87KA	Ratio of equivalent alpha plane, A-Phase	–
87KB	Ratio of equivalent alpha plane, B-Phase	–
87KC	Ratio of equivalent alpha plane, C-Phase	–
87APAA	Angle of equivalent alpha plane, A-Phase	Deg (±180°)
87APAB	Angle of equivalent alpha plane, B-Phase	Deg (±180°)
87APAC	Angle of equivalent alpha plane, C-Phase	Deg (±180°)




Figure 5.19 87LP Phase Differential Element Logic

Figure 5.20 presents the overcurrent comparator in detail. The comparator compares a full-cycle cosine-filtered magnitude of the differential current, ID, with a pickup threshold, PKP. The logic inhibits the output if the PKP pickup setting is

set to OFF. The same internal logic of the overcurrent comparator, with adequate operating quantities and settings, applies to the phase, negative-sequence, and zero-sequence differential elements.

Figure 5.21 presents the alpha plane comparator in detail. In general, the permissive output asserts for the following.

> The alpha plane ratio, k, is not greater than the reciprocal of the outer radius, RAD, or the alpha plane angle, A, is not in the blocking region the BA blocking angle specifies.

Note that the logic calculates the ratio in the generalized alpha plane as the ratio of the smaller to higher equivalent currents, so the ratio is always a number less than or equal to 1. All relays will calculate and display the same value of the ratio and the angle (see *87L Theory of Operation on page 5.2*), simplifying the alpha plane comparator logic of *Figure 5.21*.

The same internal logic of the alpha plane comparator, with adequate operating quantities and settings, applies to the phase-, negative-, and zero-sequence differential elements.




Figure 5.20 Overcurrent Supervision Logic for Line Current Differential Elements (Use With Logic Diagrams in *Figure 5.19*, *Figure 5.22*, and *Figure 5.23*)




Figure 5.21 Alpha Plane Comparator Logic for Line Current Differential Elements (Use With Logic Diagrams in *Figure 5.19*, *Figure 5.22*, and *Figure 5.23*)

87LPP and 87LPPS

These settings specify the pickup threshold for the phase differential element. The full-cycle cosine-filtered phase differential current must exceed the level these settings specify for the element to operate. These settings are in per unit of the 87L function. In applications without in-line transformers, 1.0 pu is the highest primary of any CT of the differential zone (see *87L Theory of Operation on page 5.2* for more details).

The extended security setting, 87LPPS, is available under advanced settings (EADVS = Y). Set this higher to provide better security, as necessary. You should see a warning message if you attempt to make this setting less than 87LPP. If the advanced settings are disabled, setting 87LPP to a value other than OFF sets 87LPPS to 1.2 • 87LPP, but no greater than the maximum setting limit of 2 pu (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a pickup setting that ensures security for differential currents not resulting from internal faults. Considerations may include the following.

- Line charging current. The maximum line charging current should be considered with a safety factor of 2 to 3 to account for inrush charging current during line energization. Enabling line charging current compensation allows reduction of the pickup threshold, improving the element's sensitivity.
- Unmeasured tapped loads. Use the maximum current from unmeasured load taps with a safety factor that accounts for faults, cold load pickup, and inrush upon line energization. Such inrush may include magnetizing inrush from transformers used to tap the load. The relay provides an option to back up and coordinate with the tapped load phase protection (see *Time-Overcurrent Differential Protection on page 5.42* for more details).

The pickup threshold you select should be low enough to meet the sensitivity requirements you need for a given application. This threshold should be low enough, with a margin, for the relay to detect three-phase faults under minimum system short-circuit capacity. We typically do not consider other fault types for the 87LP element if we apply the negative-sequence or zero-sequence differential elements. If the negative-sequence or zero-sequence differential elements are enabled, consider using those elements for increased sensitivity and raising the pickup for the phase elements to increase security.

Setting the pickup threshold greater than the load current provides security against open CT conditions. In some applications, however, you might want an open CT to result in a trip. Alternatively, you can use relay open CT logic to detect an open CT and respond accordingly (see *Open CT Detection Logic on page 5.65* for more details).

87LPR and 87LPRS

These settings specify the alpha plane outer radius for the phase differential element (the inner radius is a reciprocal of the outer radius). If the calculated value for the alpha plane ratio based on the full-cycle cosine-filtered quantities is less than the reciprocal of this setting, the element will operate if other conditions are met.

The extended security setting, 87LPRS, is available under advanced settings (EADVS = Y). You should set 87LPRS less sensitive (higher than the 87LPR setting value) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LPR. If advanced settings are disabled, setting 87LPR sets 87LPRS to 1.2 • 87LPR, but no greater than the setting maximum of 8 (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a radius setting that ensures security against measurement errors in current magnitudes. External fault detection logic in the relay addresses potential CT saturation, so you can be liberal in your choice of a radius setting.

87LPA and 87LPAS

These settings specify the alpha plane blocking angle for the phase differential element in degrees. If the calculated value for the alpha plane angle based on the full-cycle cosine-filtered quantities is outside of the blocking region this setting defines, the element will operate if other conditions are met.

The extended security setting, 87LPAS, is available under advanced settings (EADVS = Y). You should set 87LPAS less sensitive (higher than the value for 87LPA) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LPA. If the advanced settings are disabled, setting 87LPA sets 87LPAS to 1.2 • 87LPA, but no greater than the setting maximum of 270 degrees (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a blocking angle setting to ensure security against measurement errors in current angles that might result typically from CT saturation or synchronization errors resulting from channel asymmetry.

External fault detection logic in the relay allows you to be liberal in your choice of a blocking angle setting. This logic, when detecting an external fault, engages the extended security settings, increasing the blocking angle.

When you use channels that are guaranteed to be symmetrical (for example, direct fiber), channel asymmetry is not a concern and you can make this setting more sensitive. Also, by applying external time-based synchronization to asymmetrical channels, you reduce the danger of synchronization errors and can use lower blocking angle values. Note that the time fallback logic that responds to the loss or degradation of the time sources you use will force the extended security settings. You may therefore set the blocking angle setting in the extended security mode, 87LPAS, conservatively, while setting the regular security blocking angle setting, 87LPA, to be more sensitive.

Table 5.3 87LP Phase Differential Elements Relay Word Bits

Name	Description
87LP	87L phase differential element operated in any phase
87LA	87L phase differential element operated in A-Phase
87LB	87L phase differential element operated in B-Phase
87LC	87L phase differential element operated in C-Phase
87L50A	Overcurrent supervision of the phase differential element picked up in A-Phase
87L50B	Overcurrent supervision of the phase differential element picked up in B-Phase
87L50C	Overcurrent supervision of the phase differential element picked up in C-Phase

87LQ Negative-Sequence Differential Element

This section describes the application without in-line transformers (E87XFMR = N). Refer to *87L Differential Applications With In-Line Transformers on page 5.78* if you apply the relay to a line including a power transformer connected in series.

As *Figure 5.22* shows, the negative-sequence differential element applies the basic settings of the alpha plane characteristic (pickup, radius, and blocking angle, see *Table 8.43*) to its negative-sequence operating quantities (magnitude of the differential current, ratio, and angle of the alpha plane—see *Table 5.4*).

The logic, settings, operating quantities, and Relay Word bits are virtually identical between the phase- and negative-sequence differential elements. Refer to *87LP Phase Differential Elements on page 5.32* for detailed explanation.

Table 5.4 87LQ Negative-Sequence Differential Element Analog Quantities

Name	Description	Units
87IQFM	Negative-sequence differential current (3I2) magnitude, full-cycle cosine-filtered	pu
87KQ	Alpha plane ratio, negative-sequence	–
87APQ	Alpha plane angle, negative-sequence	Deg (±180°)




Figure 5.22 87LQ Negative-Sequence Differential Element Logic

87LQP and 87LQPS

These settings specify the pickup threshold for the negative-sequence differential element. The full-cycle cosine-filtered negative-sequence differential current (3I2) must exceed the level this setting specifies before the element can operate. These settings are in per unit of the 87L function. In applications without in-line transformers, 1.0 pu is the highest primary of any CT of the differential zone (see *87L Theory of Operation on page 5.2* for more details).

The extended security setting, 87LQPS, is available under advanced settings (EADVS = Y). Set this higher to provide better security, as necessary. You should see a warning message if you attempt to make this setting less than 87LQP. If the advanced settings are disabled, setting 87LQP to a value other than OFF sets 87LQPS to 1.2 • 87LQP, but no greater than the maximum setting limit of 2 pu (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a pickup setting that ensures security for differential currents not resulting from internal faults. Considerations may include the following.

- Line charging current. The maximum line charging current should be considered with a safety factor of 2 to 3 to account for inrush charging current during line energization. Under normal conditions, the negative-sequence charging current is typically a relatively small percentage of the phase charging current. During external faults, the voltages change, and the line may draw more negative-sequence

charging current. However, the elevated fault currents provide sufficient restraining in such cases. The primary concern is line pickup with uneven breaker pole closing or one pole stuck. By enabling line charging current compensation, you can reduce the pickup threshold, improving the element's sensitivity.

- Unmeasured tapped loads. Use the maximum negative-sequence current from unmeasured taps with a safety factor that accounts for faults in the tapped loads, cold load pickup, and inrush upon line energization. Such inrush may include a magnetizing inrush from transformers used to connect the tapped load. The relay provides an option to back up and coordinate with the tapped load negative-sequence protection (see *Time-Overcurrent Differential Protection on page 5.42* for more details).

The pickup threshold you select should be low enough to meet the sensitivity requirements you need for a given application. This threshold should be low enough, with a margin, for the relay to detect phase-to-phase and phase-to-phase-to-ground faults under minimum system short-circuit capacity and maximum assumed fault resistance. In applications providing higher zero-sequence current, you can use the zero-sequence differential element to provide the necessary sensitivity for single-line-to-ground faults.

Setting the pickup threshold greater than the load current provides security under open CT conditions. In some applications, however, you might want an open CT to result in a trip. Alternatively, you can use relay open CT logic to detect an open CT and respond accordingly (see *Open CT Detection Logic on page 5.65* for more details).

SEL recommends measuring the negative-sequence differential on the system and setting the pickup above the worst-case non-fault condition unbalance with a 20-percent margin.

87LQR and 87LQRS

These settings specify the alpha plane outer radius for the negative-sequence differential element (the inner radius is a reciprocal of the outer radius). If the calculated value for the alpha plane ratio based on the full-cycle cosine-filtered quantities is less than the reciprocal of this setting, the element will operate.

The extended security setting, 87LQRS, is available under advanced settings (EADVS = Y). You should set 87LQRS less sensitive (greater than the 87LQR setting value) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LQR. If advanced settings are disabled, setting 87LQR sets 87LQRS to 1.2 • 87LQR, but no greater than the setting maximum of 8 (see *Extended Security Setting Switchover Logic on page 5.63*).

External fault detection logic in the relay allows you to be liberal in your choice of a radius setting.

87LQA and 87LQAS

These settings specify the alpha plane angle for the negative-sequence differential element in degrees. If the calculated value for the alpha plane angle based on the full-cycle cosine-filtered quantities is outside of the blocking region this setting defines, the element will operate.

The extended security setting, 87LQAS, is available under advanced settings (EADVS = Y). You should set 87LQAS less sensitive (higher than the value for 87LQA) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LQA. If the advanced settings are disabled, setting 87LQA sets 87LQAS to 1.2 • 87LQA, but no greater than the setting maximum of 270 degrees (see *Extended Security Setting Switchover Logic on page 5.63*).

Select the blocking angle setting to ensure security against measurement errors in current angles that might result typically from CT saturation or synchronization errors resulting from channel asymmetry.

External fault detection logic in the relay allows you to be liberal in your choice of a blocking angle setting.

When you use channels that are guaranteed to be symmetrical (for example, direct fiber), channel asymmetry is not a concern and you can make this setting more sensitive. Also, by applying external time-based synchronization to asymmetrical channels, you reduce the danger of synchronization errors and can use lower blocking angle values. Note that the time fallback logic that responds to the loss or degradation of the time sources you use will force the extended security settings. You may therefore set the blocking angle setting in the extended security mode, 87LQAS, conservatively, while setting the regular security blocking angle setting, 87LQA, to be more sensitive.

Note that the negative-sequence network is typically very homogeneous; the alpha plane angle under internal faults is very close to zero. Therefore, a conservative value for the 87LQA or 87LQAS setting typically does not impact dependability of the 87LQ element.

Table 5.5 87LQ Negative-Sequence Differential Element Relay Word Bits

Name	Description
87LQ	Negative-sequence differential element operated
87L50Q	Overcurrent supervision of the negative-sequence differential element picked up

87LG Zero-Sequence Differential Element

This section describes the application without in-line transformers (E87XFMR = N). The zero-sequence differential element is unavailable in applications with in-line transformers.

As *Figure 5.23* shows, the zero-sequence differential element applies the basic settings of the alpha plane characteristic (pickup, radius, and blocking angle, see *Table 8.43*) to its zero-sequence operating quantities (magnitude of the differential current, ratio, and angle of the alpha plane, see *Table 5.6*).

The logic, settings, operating quantities, and Relay Word bits are virtually identical between the phase- and zero-sequence differential elements. Refer to *87LP Phase Differential Elements on page 5.32* for detailed explanation.

Table 5.6 87LG Zero-Sequence Differential Element Settings

Name	Description	Unit
87IGFM	Zero-sequence differential current (3I0) magnitude, full-cycle cosine-filtered	pu
87KG	Alpha plane ratio, zero-sequence	–
87APG	Alpha plane angle, zero-sequence	Deg (±180°)




Figure 5.23 87LG Zero-Sequence Differential Element Logic

87LGP and 87LGPS

These settings specify the pickup threshold for the zero-sequence differential element. The full-cycle cosine-filtered zero-sequence differential current (3I0) must exceed the level this setting specifies before the element can operate. These settings are in per unit of the 87L function. In applications without in-line transformers, a 1.0 per unit is the highest primary of any CT of the differential zone (see *87L Theory of Operation on page 5.2* for more details).

The extended security setting, 87LGPS, is available under advanced settings (EADVS = Y). Set this higher to provide better security as necessary. You should see a warning message if you attempt to make this setting less than 87LGP. If the advanced settings are disabled, setting the 87LGP to a value other than OFF sets the 87LGPS to 1.2 • 87LGP, but no greater than the maximum setting limit of 2 pu (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a pickup setting that ensures security for differential currents not resulting from internal faults. Considerations may include the following.

- Line charging current. The maximum line charging current should be considered with a safety factor of 2 to 3 to account for inrush charging current during line energization. Under normal conditions, the zero-sequence charging current is typically a relatively small percentage of the phase charging current. During external faults, the voltages change, and the line may draw more zero-sequence charging current. However, the elevated fault currents provide sufficient restraining in such cases. The primary concern is line pickup with uneven breaker pole closing or one pole stuck. By enabling line charging current compensation, you can reduce the pickup threshold, improving the element's sensitivity.
- Unmeasured tapped loads. Use the maximum zero-sequence current from unmeasured taps with a safety factor that accounts for faults in the tapped loads, cold load pickup, and inrush upon line energization. Such inrush may include magnetizing inrush from tapped transformers at the load point. The relay provides an option to back up and coordinate with the tapped load protection (see *Time-*

Overcurrent Differential Protection on page 5.42 for more details). If the tapped load is connected via a step-down transformer, the transformer winding connections can impact dramatically the amount of zero-sequence current on the line-side for ground faults on the load side of the transformer.

The pickup threshold you select should be low enough to meet the sensitivity requirements you need for a given application. This threshold should be low enough, with a margin, for the relay to detect single-line-to-ground faults under minimum system short-circuit capacity and maximum assumed fault resistance. In applications providing greater negative-sequence current, you can use the negative-sequence differential element to provide the necessary sensitivity for single-line-to-ground faults.

Setting the pickup threshold greater than the load current provides security under open CT conditions. In some applications, however, you might want an open CT to result in a trip. Alternatively, you can use relay open CT logic to detect an open CT and respond accordingly (see *Open CT Detection Logic on page 5.65* for more details). Take caution in setting the 87LGP setting when the protected line is parallel to another adjacent line that could introduce differential current by mutual coupling.

87LGR and 87LGRS

These settings specify the alpha plane outer radius for the zero-sequence differential element (the inner radius is a reciprocal of the outer radius). If the calculated value for the alpha plane ratio based on the full-cycle cosine-filtered quantities is less than the reciprocal of this setting, the element will operate if other conditions are met.

The extended security setting, 87LGRS, is available under advanced settings (EADVS = Y). You should set 87LGRS less sensitive (greater than the 87LGR setting value) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LGR. If the advanced settings are disabled, setting 87LGR sets 87LGRS to 1.2 • 87LGR, but no greater than the maximum setting limit of 8 (see *Extended Security Setting Switchover Logic on page 5.63*).

External fault detection logic in the relay allows you to be liberal in your choice of a radius setting.

87LGA and 87LGAS

These settings specify the alpha plane blocking angle for the zero-sequence differential element in degrees. If the calculated value for the alpha plane angle based on the full-cycle cosine-filtered quantities is outside of the blocking region this setting defines, the element will operate.

The extended security setting, 87LGAS, is available under advanced settings (EADVS = Y). You should set 87LGAS less sensitive (greater than the value for 87LGA) to provide better security as necessary. The relay displays a warning message if you attempt to enter a value for this setting less than that for 87LGA. If the advanced settings are disabled, setting 87LGA sets 87LGAS to 1.2 • 87LGA, but no greater than the maximum setting limit of 270 degrees (see *Extended Security Setting Switchover Logic on page 5.63*).

Select a blocking angle setting to ensure security against measurement errors in current angles that might result typically from CT saturation or synchronization errors resulting from channel asymmetry.

External fault detection logic in the relay allows you to be liberal in your choice of a blocking angle setting.

When you use channels that are guaranteed to be symmetrical (for example, direct fiber), channel asymmetry is not a concern and you can make this setting more sensitive. Also, by applying external time-based synchronization to asymmetrical channels, you reduce the danger of synchronization errors and can use lower blocking angle values. Note that the time fallback logic that responds to the loss or degradation of the time sources you use will force the extended security settings. You may, therefore, set the blocking angle setting in the extended security mode, 87LGAS, conservatively, while setting the regular security blocking angle setting, 87LGA, to be more sensitive.

Note that the zero-sequence network is typically very homogeneous; the alpha plane angle under internal faults is very close to zero. Therefore, a conservative value for the 87LGA or 87LGAS setting typically does not impact dependability of the 87LG element.

Table 5.7 87LG Zero-Sequence Differential Element Relay Word Bits

Name	Description
87LG	Zero-sequence differential element operated
87L50G	Overcurrent supervision of the zero-sequence differential element picked up

As *Figure 5.24* shows, the locally generated current-based 87L Relay Word bits are ORed for your convenience and are available as the 87OP Relay Word bit.




Figure 5.24 87OP Logic

Time-Overcurrent Differential Protection

The relay allows the protection of lines with tapped loads without the current measurement at the tap that normally defines the differential zone. It is possible to make such partial line current differential applications selective, particularly if the tapped and unmeasured load are connected through a step-down power transformer. The transformer impedance reduces line differential currents for faults within the tapped load network (network fed from the low side of the transformer), providing a better coordination margin.

For this application, you must set the 87L elements so that they do not respond to faults in the tapped load network. You typically accomplish this by increasing the pickup threshold or by using distance supervision for the 87L trips.

Also for this application, you would typically need extra differential protection coordinated with the short-circuit protection of the tapped and unmeasured load. For this purpose, the relay allows its selectable time-overcurrent elements to work with the 87L differential current.

Overall, the following approach is taken in such partial line current differential applications.

- The 87L elements provide instantaneous protection for line faults, intentionally desensitized however, to prevent operation for faults in the tapped load.
- The differential time-overcurrent protection provides sensitive but time-coordinated protection for low-current line faults and possible internal faults in the tapped transformer, as well as remote backup for short-circuit protection in the load network.

Use the selectable time-overcurrent elements, 51S, to configure differential time-overcurrent protection. *Selectable Time-Overcurrent Elements (51) on page 5.250* describes the 51S elements in detail. Use these elements to select the input current (operating quantity), pickup threshold, type of time-current curve (both ANSI and IEC curves supported), and time dial. The elements provide also for torque control and the ability to emulate the reset of electromechanical relays.

There are as many as 10 available 51S elements, labeled 51S01–51S10. These elements are single-phase elements. Use three 51S elements to provide phase time-overcurrent differential protection, and use two more for negative-sequence and zero-sequence differential time-overcurrent protection as necessary.

The operating quantities 51O01–51O10 include differential current measurements per *Table 5.8*. Enter the pickup threshold settings, 51P01–51P10, in per unit values of the 87L function when you select the elements to work with the differential current as the operating quantity.

Note that the differential operating quantities are filtered fundamental frequency components, so the 51S elements coordinate naturally with microprocessor-based relays protecting the tapped load network. Coordination with fuses and electromechanical relays may be less accurate. Fuses and electromechanical relays respond to dc components in the short-circuit currents, so they time out faster if decaying dc components are present in the currents than do the upstream 51S elements in the relay that use filtered quantities. As a result, the application yields an extra time margin but does not miscoordinate with fuses or electromechanical relays.

The 51S elements assert the 51T01–51T10 Relay Word bits upon time-out. Use these bits for tripping as necessary.

Note that only relays operating in the master mode calculate the differential current and use the 51S elements effectively for differential time-overcurrent protection. The direct transfer tripping functionality embedded in the 87L function allows the 51S elements to send a direct trip request to the outstation relays. The E51DTT enable setting controls this operation, as the *87DTT Direct Transfer Tripping Logic on page 5.45* explains.

Table 5.8 51S Operating Quantities Related to the Differential Current

Name	Description	Units
87IAFM	Differential current magnitude, A-Phase, full-cycle cosine-filtered	pu
87IBFM	Differential current magnitude, B-Phase, full-cycle cosine-filtered	pu
87ICFM	Differential current magnitude, C-Phase, full-cycle cosine-filtered	pu
87I1FM	Positive-sequence differential current (I1) magnitude, full-cycle cosine-filtered	pu
87IQFM	Negative-sequence differential current (3I2) magnitude, full-cycle cosine-filtered	pu
87IGFM	Zero-sequence differential current (3I0) magnitude, full-cycle cosine-filtered	pu

Stub Bus Condition

Stub bus configuration refers to a condition where the protected line is separated from the CT (or CTs) terminating its zone of protection by an opened line disconnect switch (see *87L Theory of Operation on page 5.2* for more information). In general, we address the stub bus configuration by ensuring dependable protection for the line and for bus work between the line CT (or CTs) and the disconnect switch.

The 87L function of the relay accepts the stub bus status the ESTUB SELOGIC control equation provides and uses this status to ensure secure and dependable protection for the line and for bus work at the line terminal which the stub bus is in effect.

Effectively, the 87L function splits the differential zone of protection into two differential zones if the ESTUB SELOGIC control equation is asserted. Specifically, the following takes place.

- The relay substitutes the local currents it transmits to remote relay peers with zeros, reflecting that the line disconnect switch is opened and that local current into the line zone is zero. This operation causes the remote 87L function (or functions in three-terminal and four-terminal applications) to operate as expected and its zone of protection to contract to the opened disconnect switch at the line terminal with stub bus configuration.
- The relay substitutes currents it receives from remote relay peers with zeros, reflecting that the line disconnect switch is opened and that the remote current into the bus work between the opened line disconnect switch and the line CT (or CTs) is zero. This operation causes the local 87L function to operate as expected and its zone of protection to extend from the line CT (or CTs) to the opened line disconnect switch.
- The local relay becomes a master in the stub bus condition, even if this relay were previously an outstation. In the stub bus configuration, the 87L function requires no remote currents and becomes a local differential function protecting the bus work between the line CT (or CTs) and the opened line disconnect switch.
- If the local relay detects an external fault, the external fault- detected (EFD) bit asserts and enhances security of the local 87L function. The local relay does not send the bit to the remote peers, and local external faults have no effect on the sensitivity/security balance of the line differential protection. Likewise, the relay under stub bus ignores the external fault- detected (EFD) bit it receives from the remote peers, and remote faults in the power system have no effect on the sensitivity/security balance of the stub bus differential protection (see *Figure 5.30*).
- Upon 87L operation, the relay does not send the 87 transfer trip to the remote relay peers, because clearing the remote terminals is unnecessary when the line disconnect is opened. Likewise, the relay in stub bus ignores 87 transfer trips it receives (see *Figure 5.25* and *Figure 5.26*).
- The relay in stub bus suspends line charging current compensation if enabled, and the remote relay(s) compensates for the entire line (see *Line Charging Current Compensation on page 5.13* for more details).

The ESTUB Relay Word bit indicates stub bus mode. All relevant 87L logic diagrams depict use of the ESTUB Relay Word bit. You can use the ESTUB bit for better targeting and identification of faults on the line versus in the bus work. In particular, you can block autoreclosing for 87L trips that assert under the stub bus condition.

Use caution when programming the ESTUB SELOGIC control equation. In particular, ensure the equation does not assert spuriously because of noise coupled in the dc circuitry, ground faults in the dc circuitry, or performance issues with the 89 auxiliary contacts. Spurious assertion of ESTUB is likely to cause a misoperation of the 87L elements, both local and remote, depending on applied settings and the amount of current the local terminal is carrying at the time.

Use a sufficient debounce time for the digital input interfacing the 89 position against battery ground faults and other induced noise. By also using both the 89a and 89b contacts in the ESTUB SELOGIC control equation, you can improve security against auxiliary contact failure of the line disconnect switch.

Note that the relay allows for the 87L test mode and provides for the 87L blocking input. Avoid using the ESTUB condition to facilitate testing or blocking.

Some applications work best by using bus protection relays to protect the bus work between the line CT (or CTs) and the line disconnect switch under the stub bus condition. You can, if necessary, use the ESTUB Relay Word bit to suppress trips from the local 87L elements. The remote 87L elements will still respond correctly to the stub bus condition and protect the line between the remote terminal or terminals and the opened disconnect switch.

Table 5.9 Stub Bus Relay Word Bit

Name	Description
ESTUB	Stub bus condition asserted for the 87L function

87DTT Direct Transfer Tripping Logic

The 87L function within the relay provides dedicated direct transfer tripping (87DTT) over the 87L communications channels; this direct transfer tripping is not the conventional unsupervised tripping of a circuit breaker from a remote condition.

More specifically, this tripping logic applies to three-terminal applications over serial channels. In these applications, two of the three relays can become slaves if a communications channel fails, cannot be synchronized properly, or is not installed. In this situation, the third relay can operate as a master, and the 87L function in this relay will assert an output for internal faults. The 87DTT logic sends the 87L outputs to the remote 87L elements to ensure tripping of the outstation relays for this situation.

The 87DTT logic is not necessary in two-terminal applications, in which both relays must serve as masters otherwise the 87L function is lost entirely. Please note that in special cases where DTT logic would normally be used (e.g., a breaker open at one line end) the 87L disturbance detector has a low current detector which will activate it's local disturbance detector and also the remote disturbance detector of the relay at the other line end. Should a fault occur, the relay with the breaker open will see the differential current and also be accompanied by the disturbance detector and will issue a trip signal, no direct transfer tripping logic necessary.

In a three- or four-terminal Ethernet application, if the relay is not a master and the direct transfer trip function is enabled (E87DTT = 1), the trip logic (see *Figure 5.197*) will assert based on receipt of the direct trip signal from any one of the remote relays.

As *Figure 5.25* shows, the 87L logic always transmits the 87DTT bit in the 87L data packets. The logic forces the bit to 0 if the relay is in the stub bus, because there should be no tripping of the line for faults in the bus work between the line CT (or CTs) and the opened disconnect switch (see *Stub Bus Condition on page 5.44* for more details). Operation of the phase, negative-sequence, and zero-sequence elements always drives the transmitted bit. In addition, the logic allows keying of the 87DTT bit from the time-overcurrent elements configured to work with the differential current in applications with tapped and unmeasured loads (see *Time-Overcurrent Differential Protection on page 5.42* for more details). The selectable time-overcurrent elements can key from their 51T*xx* Relay Word bits, if you set their operating quantity, 51O*xx*, to a differential current and set the E51DTT setting to Y.




Figure 5.25 87DTT Transmit Logic

As *Figure 5.26* shows, received 87DTT bits are available as Relay Word bits. If any active channel receives the 87DTT bit, the direct transfer tripping is enabled via the E87DTT SELOGIC control equation, and the relay is not in the stub bus mode, the 87DTTRX Relay Word bit will assert to operate the trip logic. The 87DTTRX bit asserts instantaneously if the disturbance detection provides validation or after 0.75-cycle delay if the disturbance detector fails to pick up.

The combination of disturbance detection supervision and time delay makes the 87DTT application very secure against undetected bit errors in the received 87L packets. Received 87DTT bits must be validated with the change in local currents, or at least three consecutive packets must show the 87DTT bit asserted. With the 32-bit BCH protecting the integrity of each packet (see *87L Theory of Operation on page 5.2* for more details), it becomes unlikely beyond any practical concern that three consecutive packets will spuriously assert the 87DTT bit and the BCH check will fail three times to detect such spurious assertion.

Program E87DTT to 1 in three-terminal applications (E87CH = 3SS or 3SM). 3SM cases only apply in the event of a failed communications channel between two of the relays.

You can dynamically inhibit 87DTT by programming the E87DTT SELOGIC control equation if channel quality becomes problematic, such as might happen if the lost packet count or other impairments are beyond expected values.

You can also use one of the user-programmable 87L communications bits to program custom 87DTT logic if necessary (see *User-Programmable 87L Communications Bits on page 5.47* for more details).




Figure 5.26 87DTT Logic

Table 5.10 87DTT Direct Transfer Tripping Relay Word Bits

Name	Description
E87DTT	87 direct transfer trip receive enabled
87DTT1	87 direct transfer trip received on the 87L Channel 1
87DTT2	87 direct transfer trip received on the 87LChannel 2
87DTT3	87 direct transfer trip received on the 87L Channel 3 (Ethernet only)
87DTTRX	87 direct transfer trip received and validated

User-Programmable 87L Communications Bits

The relay provides user-programmable communications bits embedded in the 87L communications packets over the 87L media (serial or Ethernet). These communications bits are fully programmable and are meant for custom applications. SELOGIC control equations in the transmitting relay drive these transmitted bits, and the associated received bits (in the receiving relay) are available as Relay Word bits. By default, no relay functions use the user-programmable communications bits. These bits, however, can be applied freely to facilitate custom applications that include, but are not limited to, direct transfer tripping from breaker failure protection, disabling autoreclosing, and changing setting groups.

Note that the 87L communications packet already includes a number of 87L function bits for distribution among the relay terminals as necessary. Among these bits are an external fault detection bit, test bit, blocking bit, 87 direct transfer tripping bit, charging current compensation active bit, external time locked bit, and in master mode bit. There is, therefore, no need to apply the user-programmable communications bits to transmit those 87L functions bits already included in the communications packet. The user-programmable bits are active if you use the E87CH setting to configure the 87L application, even if the E87L setting is set to N.

NOTE: The 87L communications bits remain active during Test Mode or if the 87L function is blocked (87BLK = 1).

The relay transmits and receives user-programmable 87L communications bits on all active channels (see *87L Channel Configuration, Alarming, and Logic on page 5.117*). The relay sends user-programmable communications bits every 4 ms. Neither sending nor receiving relays add any intentional delay. When evaluating the end-to-end response time of the 87L user-programmable communications bits, you should factor in the 4 ms transmission rate, the relay processing times for Relay Word bits and SELOGIC control equations, channel latency, and your settings for debounce time.

The user-programmable 87L communications bits are channel-dependent, so they must be set at fail-safe values when the relay receives no valid data. The default fail-safe values are logic 0. The 87CHpOK Relay Word bit flags whether a received value maps to its associated Relay Word bit or whether the relay substituted a fail-safe value (*p* in the channel number, *p* = 1, 2 or 3, accordingly). If

87CH*p*OK is asserted, received values map into the Relay Word bits; if 87CH*p*OK s deasserted, the relay uses fail-safe values instead. The 87CH*p*OK deasserts if the communications channel fails, BCH detects corrupted data, the packet sequence numbers are nonsequential, or the transmitting relay address differs from the address the receiving relay expects.

Depending on the application, the fail-safe value you want for a given communications bit may be logic 1. In such cases, you can accommodate the proper fail-safe response in your SELOGIC control equations that use the received bit, or you can invert the bit at the receiving end so that logic 1 becomes the natural fail-safe value for the received bit.

In 87L applications over serial channels, eight user-programmable bits are available per communications channel. Therefore, a relay transmitting over 2 ports can send 8 individual bits on each of the 2 ports, for a total of 16 bits.

In 87L applications over Ethernet, each relay transmits 32 user-programmable bits, regardless of the number of relays in the 87L scheme. Each relay broadcasts these 32 bits to all other relays in the 87L scheme. Therefore, each relay transmits 32 bits, but it can receive a total of 32, 64, or 96 bits from its one, two, or three remote peers.

87L User-Programmable Bits Over Serial Channels

SELOGIC control equations drive the transmitted user-programmable 87L communications bits, 87T*n*P*p* (where *n* enumerates the transmitted bit, *n* = 1–8; *p* stands for the serial port, *p* = 1 or 2). An associated Relay Word bit with the same label as the setting 87T*n*P*p*, signals assertion of the transmitted 87L communications bit. In other words, if SELOGIC control equation 87T1P1 asserts, then the Relay Word bit 87T1P1 also asserts. The SELOGIC control equations for the communications bits (87T*n*P*p*) are located in the Output settings. The E87PG setting (E87PG = G) located in the PORT 87L Settings class can relocate these settings to the Group settings to allow different bits to be transmitted based on the settings group enabled. These settings will be automatically hidden if the hardware does not support 87L serial communications or if the setting E87CH = N.

The corresponding received user-programmable 87L communications bits map to Relay Word bits 87R0*n*P*p*. Each received bit has a debounce timer with independent pickup (87R*np*PU) and dropout (87R*np*DO) settings.

You can use the pickup timer to enhance security in applications over noisy channels (see *Security of 87L User-Programmable Communications Bits on page 5.50*). You can use the dropout timer to ensure dependable recognition of the bit, given the assertion period we can expect at the sending relay and details of the application logic at the receiving relay.

The relay implements the debounce timer and the fail-safe values as *Figure 5.27* shows. If the relay receives an invalid packet, the timer stalls. Subsequently, when the 87CH*p*OK Relay Word bit deasserts, the timer resets, and the relay substitutes logical 0 for the received bit. When the channel recovers and the 87CH*p*OK Relay Word bit asserts, the relay releases the timer from the reset state, and the received bit passes normally through the timer to drive the 87R0*n*P*p* Relay Word bit.




Figure 5.27 Interaction Between Debounce Timing and Fail-Safe Substitution in the User-Programmable 87L Bits Logic

Table 5.11 87L User-Programmable Communications Bits (Serial Channels) Relay Word Bits (Sheet 1 of 2)

Name	Description
87T1P1	Bit 1 transmitted on Serial Port 1
87T2P1	Bit 2 transmitted on Serial Port 1
87T3P1	Bit 3 transmitted on Serial Port 1
87T4P1	Bit 4 transmitted on Serial Port 1
87T5P1	Bit 5 transmitted on Serial Port 1
87T6P1	Bit 6 transmitted on Serial Port 1
87T7P1	Bit 7 transmitted on Serial Port 1
87T8P1	Bit 8 transmitted on Serial Port 1
87T1P2	Bit 1 transmitted on Serial Port 2
87T2P2	Bit 2 transmitted on Serial Port 2
87T3P2	Bit 3 transmitted on Serial Port 2
87T4P2	Bit 4 transmitted on Serial Port 2
87T5P2	Bit 5 transmitted on Serial Port 2
87T6P2	Bit 6 transmitted on Serial Port 2
87T7P2	Bit 7 transmitted on Serial Port 2
87T8P2	Bit 8 transmitted on Serial Port 2
87R01P1	Bit 1 received on Serial Port 1
87R02P1	Bit 2 received on Serial Port 1
87R03P1	Bit 3 received on Serial Port 1
87R04P1	Bit 4 received on Serial Port 1
87R05P1	Bit 5 received on Serial Port 1
87R06P1	Bit 6 received on Serial Port 1
87R07P1	Bit 7 received on Serial Port 1
87R08P1	Bit 8 received on Serial Port 1
87R01P2	Bit 1 received on Serial Port 2
87R02P2	Bit 2 received on Serial Port 2
87R03P2	Bit 3 received on Serial Port 2
87R04P2	Bit 4 received on Serial Port 2
87R05P2	Bit 5 received on Serial Port 2
87R06P2	Bit 6 received on Serial Port 2

Table 5.11 87L User-Programmable Communications Bits (Serial Channels) Relay Word Bits (Sheet 2 of 2)

Name	Description
87R07P2	Bit 7 received on Serial Port 2
87R08P2	Bit 8 received on Serial Port 2

87L User-Programmable Bits Over Ethernet

SELOGIC control equations 87T0*nn*E (where *n* enumerates the transmitted bit, *nn* = 01–32) drive the transmitted user-programmable 87L communications bits. An associated Relay Word bit signals assertion of the transmitted 87L communications bit. Each peer relay working over Ethernet receives all the transmitted bits, so the configuration mechanism for the transmitted bits does not specify the destination. Therefore, all transmitted bits are available in all relays for user applications.

In a manner similar to that in serial communication, received user-programmable 87L communications bits map to Relay Word bits, 87R0*n*P*p* (where *p* stands for the remote peer relay; *p* = 1 for the remote relay identified by the receiving relay using the 87LMAC1 MAC address setting, similarly for *p* = 2 and *p* = 3).

Each received bit has debounce timers with independent pickup (87R1pPU–87R9*p*PU, 87R10*p*P–87R32*p*P) and dropout (87R1*p*DO–87R9*p*DO, 87R10*p*D–87R32*p*D) settings per *Table 8.27*. You can use the pickup timer to enhance security (see *Security of 87L User-Programmable Communications Bits on page 5.50*). You can use the dropout timer to ensure dependable recognition of the bit, given the expected assertion period at the sending relay and details of the application logic at the receiving relay.

Table 5.12 87L User-Programmable Communications Bits (Ethernet) Relay Word Bits

Name	Description
87T01E–87T32E	Bits 1–32 transmitted over Ethernet
87R01P*p*–87R32P*p*[a]	Bits 1–32 received from remote Relay *p*

[a] *p* = 1 (if E87CH = 2E), *p* = 1-2 (if E87CH = 3E), and *p* = 1-3 (if E87CH = 4E).

Security of 87L User-Programmable Communications Bits

The logical condition driving a specified 87L user-programmable bit should have adequate security, given its intended application at the remote relay. You can achieve this in the sending relay through a combination of logic, element settings, and timers as necessary.

In addition, you should provide the proper level of security against data corruption when the bit travels over the lengthy communications channel between sending and receiving relays.

To ensure an acceptable level of data security, the relay secures the 87L communications bits with a BCH data integrity code in applications over serial channels (see *87L Theory of Operation on page 5.2* for more detail). The BCH code protects against corruption of any nine (or less than nine) bits in the 87L serial packet. If we assume a binary symmetric channel, a uniform distribution of the probability of corrupting any single bit in the packet, the probability of an undetected error with the relay BCH code is less than $1.2 \cdot 10^{-10}$.

In applications over Ethernet, the relay protects the entire Ethernet packet with a 32-bit CRC. The relay uses an extra 8-bit checksum for user-programmable bits and applies the 32-bit BCH the serial 87L applications use to 87L current data and the 87L bits. If any of the three data integrity codes fails, the relay assumes all data to be invalid and does not use the information.

A 32-bit data integrity check is sufficient if the channel is relatively free of noise. However, protective relaying applications may need to assume a worst-case scenario of standing noise in the communications channel such as might result from a failing component in the communications equipment. Note that the relay incorporates channel-monitoring functions that you can use to detect channel problems. By attending to channel alarms and rectifying channel issues, you can maintain high security and dependability of the user-programmable 87L communications bits.

The worst-case scenario of elevated channel noise plays a role in such applications as direct transfer tripping from the breaker failure protection, in which a given user-programmable bit operates effectively for tripping without any independent supervision with communications-independent signals. In these applications, you can further increase security in one of the following ways.

- Use a 4 ms or 8 ms pickup delay for the received bit. This effectively calls for two or three consecutive 87L packets to be consistent with respect to the received bit. The probability of undetected bit errors in two or three consecutive packets is beyond practical engineering concerns, considering the probability of defeating BCH in a single packet being $1.2 \bullet 10^{-10}$. In some cases, the extra 4 ms or 8 ms delay may not be acceptable, so this solution is not allowed. Use this method if you need extra security and can accept the additional delay.
- Supervise the received bit with the local disturbance detector (87DDL Relay Word bit) in a manner similar to that for the 87DTT logic (see *87DTT Direct Transfer Tripping Logic on page 5.45* for more details). Allow instantaneous assertion of the received bit if the local disturbance detector picks up. Otherwise, apply a short delay (4 ms in this example, see *Figure 5.28*). Note that the disturbance detector is very sensitive and responds to both currents and voltages (see *87L Theory of Operation on page 5.2* for more details). Disturbance detector supervision, therefore, does not impact dependability, even when it supervises DTT-type commands. In addition, when you use the solution shown in *Figure 5.28*, even upon a failure of 87DDL to pick up, the command will still execute after the short delay. Use this method if extra security is essential, particularly when the transmission of the received bit coincides with a disturbance.
- Use two bits to send the critical command. The probability of corrupting both bits and defeating the BCH is substantially less than corrupting a single bit and defeating the BCH data integrity code. Because the bits have little time separation and may be affected by the same channel noise, use the inverted logic for one of the bits, as *Figure 5.29* shows. Use the discrepancy check at the receiving relay to prevent assertion of the critical bit and drive an alarm if necessary. Use this method if both extra security and speed are essential, and spare bits are available.




Figure 5.28 Providing Extra Security for Critical 87L Communications Bits Used for Unconditional Tripping (a Combination of Delay and Disturbance Detection Supervision)




Figure 5.29 Providing Extra Security for Critical 87L Communications Bits Used for Unconditional Tripping (Two Bits Used)

87L Supervisory Logic

This section describes 87L supervisory logic of the relay. These logic schemes supervise operation of the 87L function to enhance its performance as follows.

- External fault detection logic asserts during noninternal faults accompanied by elevated 87L zone currents and/or long-lasting dc components in the currents that could cause CT saturation.
- Disturbance detection logic responds to disturbances in the local currents or voltages and remote currents of the 87L zone to guard against undetected errors in the communications channel and other unusual conditions.
- Enhanced security setting switchover logic controls switching between normal and more secure settings of the alpha plane in response to a number of rare events that could jeopardize security of the 87L elements set for typical operating conditions.
- Open CT detection logic responds to problems with CTs and wiring of the 87L zone currents.

87L Theory of Operation on page 5.2 briefly describes these logic schemes.

This section provides comprehensive description of the four supervisory elements to help you understand the benefits and limitations of their performance. It is also intended to facilitate in-depth testing of the 87L protection elements.

The external fault detection logic, the disturbance detection logic, and the enhanced settings switchover logic are fully integrated with the 87L elements and need no setting. The open CT logic is a stand-alone element that by default neither blocks nor otherwise controls sensitivity of the 87L elements. This is to accommodate diverse philosophies regarding treatment of an open CT condition.

Minimum settings are necessary to enable the logic, define the reset condition, and determine the necessary action upon the logic detecting an open CT condition.

External Fault Detection Logic

The external fault detection logic maintains the security of the 87L function during external faults that can cause CT saturation. Such faults include high fault currents or faults with a long-lasting decaying dc component in the current.

The scheme, which *87L Theory of Operation on page 5.2* describes briefly, is fully integrated with the 87L elements and needs no setting. This section will assist you in understanding logic details, such as when testing the 87L elements for performance.

The external fault detection logic consists of five key elements.

- Detection of external faults accompanied by high ac components in the 87L currents ("AC path," *Figure 5.30*).
- Detection of external faults accompanied by high and long-lasting dc components in the 87L currents ("DC path," *Figure 5.31*).
- Seal-in logic to maintain the external fault detected condition and to allow reset when appropriate (*Figure 5.30*).
- Communications scheme to distribute the external fault detected information to all relay terminals (*Figure 5.32*).
- Integration logic with the 87L elements to enhance their security while maintaining dependability for evolving faults after the external fault detection logic asserts (*Figure 5.33*).

The logic performs external fault detection, seal-in, and reset on a per-phase basis (Φ stands for the phase index A, B, or C), while the distribution to remote terminals and control of the 87L elements occurs for all three phases regardless of the phase in which the logic has detected the external fault.

The external fault detection logic is fully symmetrical; all relays in the master mode respond similarly regardless of the fault location with respect to any given relay.

As *Figure 5.30* shows, the logic monitors the instantaneous differential current (87IΦDIF) for a change from its one-power-cycle-old value. The logic performs this operation on a sample-by-sample basis and yields an instantaneous response to an elevated differential current.

Similarly, the logic monitors instantaneous restraining current (87IΦRST) for a change from its one-power-cycle-old value. This instantaneous restraining current is the sum of absolute values of the local currents of the 87L zone and remote line currents that the local relay receives from peer relays. This current therefore reflects the through-fault conditions for external faults in the vicinity of the local relay.

The logic uses a factory constant of 0.75 pu of the 87L base (87DIRTR) to qualify the change in the instantaneous restraining current. This means that the "AC path" of the external fault detection logic can trigger if the instantaneous restraining current increases by more than 0.75 pu. The logic does not consider events failing to increase the restraint by more than 0.75 pu to be causes of CT saturation resulting from AC component.

The logic compares the change in the differential current against a portion of the change in the restraining current. For internal faults, the change in the differential current approximately equals the change in the restraining current ($\Delta DIF = 100\% \bullet \Delta RST$). For non-internal faults, the logic assumes the CTs are working correctly for some time into a fault, and the differential current does not increase ($\Delta DIF = 0\% \bullet \Delta RST$).

If the change in the differential current is less than half the change in the restraining current (factory constant 87kRD = 0.5) for 3/16 of a power cycle, the logic declares an external fault by the "AC path" of the external fault detector.

Note that the logic will not trigger on internal faults even if CTs saturate, but it will trigger on external faults with or without CT saturation.

Because the fault is transient in nature, the logic applies two dropout timers to maintain the original external fault detection. The short, 87EXFMD, timer ensures that the logic maintains the external fault detection for at least three power system cycles. With the long, 87EXFDO, timer set to 60 power cycles, the relay can ride through fast autoreclosing cycles.

It is possible to cancel the long timer if conditions allow. Resetting 87EXFDO restores the original sensitivity of the 87L elements so that they respond faster to evolving external-to-internal faults.

The reset condition has a three-cycle pickup timer for security that can time out only if the logic has already detected an external fault (the feedback line in *Figure 5.30*). The reset logic checks for expiration of the elevated fault current event by comparing the magnitude of the filtered restraining current (87IΦ RSTM) with a factory constant of 0.2 pu of the 87L base (87EXFIR).

In addition, the reset logic checks if the differential current and harmonics in the differential current are low in comparison to the restraining current. The logic sums the magnitudes of the second, fourth, and fifth harmonics in the differential current and compares these magnitudes with a portion of the filtered restraining current (87kEXF = 0.1). If the differential current is less than 10 percent of the restraint and has a low level of harmonics, suggesting unsaturated CTs, the logic allows reset.

The reset logic further requires that the restraining current be more than 0.2 pu, that differential be higher than 10 percent of the restraining current, and that the sum of harmonics in the differential current be higher than 10 percent of the restraining current for one power cycle to indicate that CT saturation did occur.

The term reset applies to cancellation of the 60-cycle dropout timer, 87EXFDO. The three-cycle timer, 87EXFMD, is always in effect, and both the "AC path" and "DC path" of the detection algorithm can retrigger to secure the 87L elements even following cancellation of the long timer after detection of the previous external fault.




Figure 5.30 External Fault Detection Logic—AC Path and Reset

The "DC path" of the external fault detection algorithm feeds the same timers as the "AC path" (*Figure 5.30*). As *Figure 5.31* shows, the "DC path" of the algorithm measures and monitors the level of dc components in the local currents of the 87L zone. If considerable dc component exists while the differential current is low, the logic declares an external fault event in anticipation of the dc component causing CT saturation regardless of the ac current level.

The logic declares the level of dc component in the W-terminal current high if the dc component (IΦ WDCM) it measures exceeds the following.

- 20% of CT nominal (factory constant, 87PWDC = 0.2 pu)
- 30% (factory constant, 87kDC = 0.3) of the measured fundamental frequency ac component (IΦ WFM)

Upon satisfaction of the previous conditions, and the 87L zone (87CTWL Relay Word bit asserted) using the W-terminal current, the logic allows the "DC path" to trigger. The logic performs an identical check for the X-terminal current of the relay.

If the W-terminal or X-terminal currents show an elevated dc component, and the differential current magnitude (IΦ DIFM) is less than 50 percent (factory constant, 87*k*RD = 0.5) of the restraining current magnitude (IΦ RSTM) for three power cycles, the "DC path" of the external fault detector will assert.

Supervision with the differential current prevents detector assertion for internal faults, but the differential current can increase if the CTs actually saturate. Therefore, the logic includes a seal-in signal to override the low differential current check (a feedback line in *Figure 5.31*). Upon seal-in of this signal, the logic resets if the dc component subsides as compared with the CT nominal and the ac current component. In addition, the two timers in *Figure 5.30* maintain assertion of the external fault detected bit.




Figure 5.31 External Fault Detection Logic—DC Path

The external fault logic lacks individual access to all remote currents. It detects faults in the vicinity of the local terminal, but it may fail to trigger for external faults close to the remote terminals, depending on the current flow at the time. Therefore, the external fault detected bits are distributed among all relay terminals in the 87L scheme.

As *Figure 5.32* shows, the logic ORs the locally generated per-phase bits into the 87EFDL Relay Word bit. If the relay is not in the stub bus mode (ESTUB deasserted), the relay sends this bit to all remote relays in the 87L scheme. If the relay is in stub bus mode, the local external fault concerns the local differential zone that extends from the local CT (or CTs) to the opened line disconnect switch; it does not concern the line differential zone the remote relays maintain, so the logic will assert an interlock for that zone with !ESTUB.

The logic ORs received EFD bits into the 87EFDR Relay Word bit, signaling that one or more remote relays detected an external fault. The logic then ORs this bit with local external fault detection (87EFDL) if the relay is not in the stub bus mode. If the relay is in stub bus mode, the remote external fault concerns the line differential zone the remote relays maintain; it does not concern the differential zone that extends from the local CT (or CTs) to the opened line disconnect switch, so the logic will assert an interlock for that zone with !ESTUB.

The 87EFD Relay Word bit signifies detection of an external fault in the vicinity of the local line terminal, if the relay is in stub bus mode, or in the vicinity of the protected line, if the relay is not in stub bus mode. This external fault condition demands extra security from the local 87L elements.

The relay logic overrides the 87EFD bit if the 87L function is in the test mode (87TEST asserted). This simplifies testing by removing the need to inject current signals that follow the actual patterns of external versus internal faults.




Figure 5.32 External Fault Detection Logic—Communications

The external fault detection logic is fully integrated with the 87L elements. First, the 87EFD Relay Word bit forces the 87L elements to switch to enhanced security settings (see *Extended Security Setting Switchover Logic on page 5.63* for more details). Second, the 87EFD bit boosts the restraining action of the 87L elements by increasing the restraining terms that feed the generalized alpha plane calculations (see *87L Theory of Operation on page 5.2* for more information on the generalized alpha plane of the relay).

As *Figure 5.33* shows, the logic adds second, fourth, and fifth harmonics in the phase differential current to the fundamental frequency-restraining term with an effective gain of 2, as controlled by the factory constants 87PCT2E, 87PCT4E, and 87PCT5E. This operation counters the CT saturation errors to a large degree. These errors present themselves as a distorted spurious differential current, so adding harmonics in the differential current to the restraining term improves security of the 87LP element.

In addition, the logic calculates the maximum phase-restraining term among the A, B, and C-Phases, including the adaptive harmonic boost upon the 87EFD assertion. The logic adds a third of this maximum current (controlled by the factory constant 87*k*PQ = 0.33) to the fundamental frequency-restraining term of the 87LQ element prior to executing the generalized alpha plane calculations. This improves security upon CT saturation, especially for three-phase balanced faults.

Similarly, the logic adds a third of the maximum phase-restraining current (controlled by the factory constant 87*k*PG = 0.33) to the fundamental frequency-restraining term of the 87LG element prior to executing the generalized alpha plane calculations. This improves security upon CT saturation, especially for three-phase balanced faults and phase-to-phase faults.




Figure 5.33 External Fault Detection Logic—Usage in the 87L Elements

Table 5.13 lists the external fault detection logic Relay Word bits. You can use these bits in custom SELOGIC control equations to address security during external faults.

Table 5.13 External Fault Detection Relay Word Bits

Name	Description
87EFD	External fault detected in the vicinity of the 87L zone
87EFDL	External fault detected at the local line terminal
87EFDR	External fault detected by one or more of the remote terminals

Disturbance Detection Logic

The relay uses its disturbance detection logic to qualify communications-dependent 87L trips including operation from currents in the 87L master mode, as well as 87L direct transfer tripping in outstation relays.

The scheme, which *87L Theory of Operation on page 5.2* describes briefly, is fully integrated with the 87L elements and needs no setting. This section will help you in understanding logic details, such as when testing the 87L elements for performance.

The disturbance detection logic consists of four parts.

- Integration of the local and remote disturbance detection with stub bus and test mode conditions (*Figure 5.34*).
- Disturbance detection in local currents and voltages (*Figure 5.35*).

- Disturbance detection in remote currents (*Figure 5.36*).
- Adaptive disturbance detection algorithm used with both the local and remote disturbance detection schemes (*Figure 5.37*).

As *Figure 5.34* shows, the relay declares a disturbance by asserting the 87DD Relay Word bit when the logic detects a disturbance in both local (87DDL Relay Word bit asserted) and remote signals (87DDR Relay Word bit asserted). This approach of calling for both the local and remote data to confirm a disturbance before allowing the 87L function to operate with no delay guards against a number of conditions *87L Theory of Operation on page 5.2* explains, and which the following list includes.

- Undetected bit errors in the communications packets.
- Failure of the remote relay resulting in bad remote data, but before the self-test procedures assert in the remote relay to inhibit the entire 87L scheme.
- Failure of the local relay resulting in bad local data, but before the self-test procedures assert in the local relay to inhibit the entire 87L scheme.
- Misalignment of local and remote currents in response to unusual channel conditions or transients.

Most of the previously stated benefits would be impossible without combining the local and remote disturbance detection with an AND condition when driving the supervisory 87DD Relay Word bit.

Because of the following, the relay disturbance detection logic causes no impairment of 87L function dependability.

- The logic uses an adaptive, very sensitive algorithm to watch each of the signals for disturbance. The algorithm measures the standing variation in its input signal during load conditions and adjusts its pickup threshold accordingly to provide the detector with optimal sensitivity under given conditions, without causing it to assert spuriously during normal load variations.
- The local disturbance detection logic responds to both currents and voltages, making it dependable under weak feed conditions.
- The remote disturbance detection logic maintains dependability by asserting for a disturbance if the remote current is very low, such as when the remote breaker is opened or the remote terminal is very weak.
- The 87DD Relay Word bit supervises the instantaneous operation of the 87LP, 87LQ, and 87LG elements, as well as the 87DTT logic. In the absence of a disturbance, the logic still allows these elements to operate after a short, intentional time delay.

When the 87L function is in the test mode (87TEST Relay Word bit asserted) no remote disturbance is necessary to drive the 87DD Relay Word bit. This simplifies testing, especially in the single-terminal test mode of the relay (see *Section 3: Testing* for more details).

When the 87L function is in the stub bus mode (ESTUB Relay Word bit asserted), no remote disturbance is necessary to drive the 87DD Relay Word bit. In stub bus mode, the 87L function uses only the local currents and disturbance supervision from the remote line terminals does not apply. Stub bus protection is responsible for protecting the local stub bus, so it is not susceptible to misoperations for communications or remote relay problems in any case.




Figure 5.34 Disturbance Detection Logic Responding to Local and Remote Signals, Stub Bus, and Test Mode

As *Figure 5.35* shows, the local disturbance detection logic responds to as many as two sets of local currents (W and X current terminals of the local relay) and the local voltage you select for the 87L function.

Local disturbance detection uses a given current terminal (W and X, accordingly) if you have configured this current terminal as an input to the 87L function. The 87CTWL and 87CTXL Relay Word bits, respectively, signal if the corresponding current is an input to the 87L function.

The logic uses the adaptive disturbance detection algorithm (explained later and shown in *Figure 5.37*) to check full-cycle filtered current phasors (positive-sequence [IA1WF] and zero-sequence [I0WF]) for disturbance. If either the positive-sequence or zero-sequence current phasors show a sign of disturbance (a magnitude change, angle change, or a combination), in either the W or X local current terminals, the current path of the local disturbance detection asserts.

In addition, to cater for weak feed conditions, the local disturbance detector checks the positive-sequence, negative-sequence, and zero-sequence in the voltage terminal (Y or Z) that you have configured through use of the 87LINEV setting. If any one of the positive-sequence, negative-sequence, or zero-sequence voltage phasors shows a sign of disturbance (a magnitude change, angle change, or a combination), in the Y or Z local voltage terminal, whichever is in use, the voltage path of the local disturbance detection asserts.

The logic inhibits the voltage path under LOP condition to prevent spurious and potentially permanent assertion of the 87DDL Relay Word bit when you cannot trust the voltage source. Note that 87LINEV should be set to the same voltage terminal as the main protection functions of the relay (see Current and Voltage Source Selection). When the relay uses an alternate voltage source upon assertion of the ALTV SELOGIC control equation, the LOP logic monitors the alternate voltage source you have selected through use of the ALINEV setting. Note that this setting may be different from the 87LINEV setting that the 87L function uses. Therefore, logic inhibits the voltage path of the disturbance detection upon assertion of ALTV, and the local disturbance detector responds to changes in the local current signals only. Once asserted, the 87DDL Relay Word bit stays asserted for at least 10 power cycles, using the dropout timer to ensure reliable operation of the supervised 87L elements and the 87DTT logic.

Note that the local disturbance detection logic executes in the master or outstation mode; there are no differential quantities involved. Moreover, the logic executes on local currents and voltages prior to their alignment with remote data. By using values independent of the alignment mechanism, the local disturbance detection logic guards against issues that temporary misalignment of data might cause because of problems with communications channels or time sources, if in use.




Figure 5.35 Disturbance Detection Logic Responding to Local Current and Voltage Signals

As *Figure 5.36* shows, the remote disturbance detection logic monitors the negative-sequence (87IQ*p*AFR), ground (87IG*p*AFR), and positive-sequence (87I1*p*AFR) current phasors in all required channels of the 87L function (channels with the 87CH*p*RQ Relay Word bits asserted).

If any one of the positive-sequence, negative-sequence, or zero-sequence remote current phasors shows a sign of disturbance (a magnitude change, angle change, or a combination), in any of the required remote terminal currents, the remote disturbance detection asserts.

To account for a potential situation when all remote terminals have weak infeed conditions or have their breakers opened, the logic checks the level of the positive-sequence current magnitude in the remote currents. If all necessary currents have positive-sequence magnitudes of less than 0.03 pu of the 87L base, or the data are unavailable because of lost communications for two power cycles, the remote disturbance detection asserts to maintain dependability.

Once asserted, the 87DDR Relay Word bit stays asserted for at least 10 power cycles, using the dropout timer to ensure reliable operation of the supervised 87L elements and the 87DTT logic.

Note that the remote disturbance detection logic executes in the master or outstation mode; no differential quantities are necessary. Moreover, none of the channels is necessary in the permanent outstation mode (E87CH = 3SS), and the bottom portion of the 87DDR logic in *Figure 5.36* results in permanent assertion of the 87DDR Relay Word bit. This in turn, effectively makes the 87DD logic in *Figure 5.34* respond to local signals only. As a result, 87DTT in outstation relays effectively receives supervision only from disturbance in local currents and voltages.




Figure 5.36 Disturbance Detection Logic Responding to Remote Currents

The local and remote disturbance detection schemes work with the same adaptive algorithm for detecting disturbance in a given current or voltage phasor. *Figure 5.37* presents the applied algorithm.

First, the logic calculates the instantaneous increase in the input phasors, IN, compared with its one-power-cycle-old value. The magnitude, DX, of that change signifies changes in magnitude, angle, or a combination of magnitude and angle change in the input phasor. Note that the input phasor, even for input signals distorted with harmonics or under off-nominal frequency, will be periodic with respect to a power cycle. The DX signal, therefore, will be very small.

Second, the algorithm uses a slow infinite impulse response (IIR) filter to average the standing values in the DX signal to obtain a representation of normal DX values. The algorithm clamps input values to the filter at certain minimum (MIN) and maximum (MAX) values to better control the filter according to its intended application in the scheme. *Figure 5.22* lists the MIN and MAX levels of the effective threshold for different types of input signals, IN.

Third, the output of the adaptive disturbance detection algorithm, OUT, asserts if the present value of the magnitude in the phasor change, DX, is greater than kTH times the standing value in the DX signal (kTH is a factory constant of 3).

For example, assume that the DX value from the local positive-sequence current in the W current terminal oscillates at about one percent of CT nominal. This means that the effective threshold the IIR filter developed for the I1 comparator in Terminal W is 3 • 0.01 • CT nominal. If the positive-sequence current changes by more than 0.03 • CT nominal, the local disturbance detector will assert. The

0.03 • CT nominal change may result from an increase or decrease of three percent of nominal in the magnitude of the positive-sequence current. It may also result from an angular shift. For example, assume a near full rating load of 0.8 • CT nominal load. At this signal level, an angular shift of 1.1 degrees causes a 0.03 • CT nominal phasor change and triggers the disturbance detector. At 0.2 • CT nominal load, for example, an angular shift of 4.3 degrees will cause the DX to change by 0.03 • CT nominal and trigger the disturbance.




Figure 5.37 Adaptive Disturbance Detection Algorithm

Table 5.14 Adaptive Threshold Limits in the Adaptive Disturbance Detection Algorithm

Input Phasor	MIN TH	MAX TH
I1 (positive-sequence, local current)	0.03 • CT_{NOM}/kTH	0.15 • CT_{NOM}/kTH
I0 (zero-sequence, local current)	0.03 • CT_{NOM}/kTH	0.15 • CT_{NOM}/kTH
V1 (positive-sequence, local voltage)	0.03 • PT_{NOM}/kTH	0.15 • PT_{NOM}/kTH
V2 (negative-sequence, local voltage)	0.03 • PT_{NOM}/kTH	0.15 • PT_{NOM}/kTH
V0 (zero-sequence, local voltage)	0.03 • PT_{NOM}/kTH	0.15 • PT_{NOM}/kTH
I1 (positive-sequence, remote current)	0.03 pu of 87L/kTH	0.15 pu of 87L/kTH
IG (3I0, remote current)	0.01 pu of 87L/kTH	0.30 pu of 87L/kTH
IQ (3I2, remote current)	0.01 pu of 87L/kTH	0.30 pu of 87L/kTH

Table 5.15 lists the disturbance detector logic Relay Word bits. You can use these bits in custom SELOGIC control equations.

Table 5.15 External Fault Detection Relay Word Bits

Name	Description
87DD	Disturbance detected in local 87L currents or 87LINEV voltages, and remote 87L currents
87DDL	Disturbance detected in local 87L currents or 87LINEV voltages
87DDR	Disturbance detected in remote 87L currents

Extended Security Setting Switchover Logic

The 87L function of the relay supports two sets of alpha plane settings, normal and extended security. The phase, negative-sequence, and ground 87L elements each have two values of pickup, blocking radius, and blocking angle settings in each of the relay setting groups (see *87L Elements on page 5.29* for a detailed description of the alpha plane settings). The relay provides extended security settings to ensure secure operation of the 87L elements under rare and unusual circumstances without penalizing sensitivity under normal and prevailing conditions. These settings apply to the differential elements only and are under automatic control of the 87L logic, so the switchover logic includes alternate extended security settings separate from the setting groups. Furthermore, the switchover logic is independent for the phase, negative-sequence, and ground differential elements.

The extended security settings are in use when the Relay Word bits 87LPSEC, 87LQSEC, and 87LGSEC assert for the 87LP, 87LQ, and 87LG elements, respectively.

The logic controls these Relay Word bits as shown in *Figure 5.38*. The logic engages the extended security settings for the following.

The line charging current compensation is enabled, but the compensation is unavailable because the 87L scheme has no voltage suitable for compensation. This may be because the voltage inputs suffer a loss-of-potential condition, the logic used bus-side voltages for charging current compensation and the line breaker is not closed in all three poles, or the relay switched to the ALINEV voltage input in response to the ALTV SELOGIC control equation. The 87CCU Relay Word bit signals this unavailability of line charging current calculation and calls for more secure settings to accommodate higher values of the standing or transient charging current, for which the relay provides no compensation at the time (see *Charging Current Compensation Logic on page 5.69* for more details). If the charging current compensation is disabled, the 87CCU Relay Word bit remains deasserted, and the extended security switchover logic will not engage in response to the LOP condition or breaker status.

The quality of data alignment and synchronization is less than normal, potentially leading to a standing differential current because of slight misalignment in local and remote current samples. The 87SYNL Relay Word bit signals the decreased quality of synchronization. This bit asserts if the logic detects in channels necessary for the 87L scheme any indication of errors in synchronizing data from relays at both ends of the channel. See *87L Channel Configuration, Alarming, and Logic on page 5.117* for more details on data synchronization and on the 87SYNL Relay Word bit in particular.

- The EFD logic detects an external fault (see *External Fault Detection on page 5.10* for more details).
- The 87L function is in the test mode (87TEST Relay Word bit asserted), and the secure alpha plane settings are under test (test variable 87TESTS = S). In the test mode, you can choose to force the extended security settings switchover logic to apply normal security settings or extended security settings. The 87TEST Relay Word bit and the 87TESTS test variable force the logic to apply normal or extended security settings as necessary. See *Alpha Plane 87L Element on page 3.10* and *87L Single-Terminal Test on page 3.17* for more details on testing the 87L elements.
- In addition, you can use the E87LPS, E87LQS, and E87LGS SELOGIC control equations as listed in *Table 8.43* to apply your own conditions to force the extended security settings.

The exact conditions necessary to force the extended security settings depend on the assumptions you use when calculating normal security settings. For rare conditions, where normal security settings you select for sensitivity have insufficient security margin, you can instead engage extended security settings with enough margin by stating the appropriate conditions when you design the E87LPS, E87LQS, and E87LGS SELOGIC control equations. In this approach, the E87LPS, E87LQS, and E87LGS SELOGIC control equations define exceptions from normal prevailing conditions and call for the application of more secure settings, instead of making the application less sensitive under all conditions.

For security, the logic in *Figure 5.38* checks whether the logic has applied the extended security settings for at least one power cycle. If so, the logic adds an intentional dropout delay of two cycles when it switches from extended security settings back to normal security settings.




Figure 5.38 Extended Security Switchover Logic for the Alpha Plane Settings

Table 5.16 lists the extended security alpha plane switchover logic Relay Word bits.

Table 5.16 Extended Security Alpha Plane Switchover Logic Relay Word Bits

Name	Description
E87LPS	User-programmable condition asserted to switch to extended security 87LP alpha plane settings
E87LQS	User-programmable condition asserted to switch to extended security 87LQ alpha plane settings
E87LGS	User-programmable condition asserted to switch to extended security 87LG alpha plane settings
87LPSEC	87LP element in the extended security alpha plane settings mode
87LQSEC	87LQ element in the extended security alpha plane settings mode
87LGSEC	87LG element in the extended security alpha plane settings mode

Open CT Detection Logic

Through use of the Open CT detection logic, you can identify problems with local or remote current transformers (opened or shorted), wiring, test switches, or relay current inputs. This logic applies differential measurements, but it is not integrated with the differential elements. By default, the logic neither blocks nor otherwise controls the 87L elements. This is to accommodate various application philosophies related to alarming and tripping on open CT conditions.

Use the logic output Relay Word bits 87OCTA, 87OCTB, 87OCTC, and 87OCT to implement your own strategy for open CT detection. Use the logic output Relay Word bits 87ROCTA, 87ROCTB, 87ROCTC, 87ROCTU, and 87ROCT to implement your own strategy for resetting an asserted open CT alert.

As *Figure 5.39* shows, you enable the Open CT logic via the E87OCTL setting, and the relay must be in the master mode (87MTR Relay Word bit asserted) for the logic to be operational. In addition, detection of an external fault (87EFD Relay Word bit asserted) inhibits the open CT logic.

The Open CT logic monitors changes in the differential and restraining currents and checks whether the increase in the differential current matches the decrease in the restraining current. If such a match exists, and other conditions permit (as following text explains), the logic declares an open CT.

The logic monitors the absolute value of instantaneous differential current (87IΦ DIF) and the instantaneous restraining current (87IΦ RST) for any increase over the period of the last power cycle. It then adds together the two values. Under open CT conditions, the change in the restraining signal is negative and matches the positive changes in the differential signal, resulting in a small sum. The logic checks whether the absolute value of the sum is less than 1/8 of the absolute value of the change in the differential current. If so, the increase in the differential signal matches the decrease in the restraining signal and indicates an open CT condition.

Before the logic declares an open CT, it compares the change in the differential signal with a portion of the averaged restraining signal to determine whether the change in the differential signal is sufficiently significant for reliable measurement and operation of the scheme. The logic uses an IIR filter to average the full-cycle cosine-filtered restraining signal (87IΦ RSTM). The logic considers change in the differential signal reliable for scheme operation if the change exceeds K_{CT} times the average restraining signal (factory constant 87KCT = 0.1).

Three more conditions supervise assertion of the open CT.

- The restraining signal must be sufficiently significant for the logic to work. With no load current, the logic cannot reliably match the increase in the differential signal with the decrease in the restraining signal. The logic declares the restraining signal sufficiently significant for scheme operation if the averaged restraining current magnitude exceeds the 87_{THR} threshold (the lesser of the 87LP pickup setting and 0.25 pu of the 87L base).
- The standing differential current prior to the logic declaring an open CT must be sufficiently low. The logic confirms this condition by checking whether the full-cycle filtered magnitude of the differential current (87IΦ DIFM) is less than half of the 87_{THR} threshold.

  The low differential signal and the significant restraining signal conditions must coexist for five power cycles, indicating that the system is in a quiescent and balanced condition, before the logic can operate.
- The standing full-cycle filtered differential current when the logic declares an open CT must be high compared with the averaged restraining signal. A percentage slope of 5 percent or 15 percent used to perform this check depends on the availability of charging current compensation.

If the system meets these conditions for 1/8 of a power cycle, the logic declares an open CT by setting the latch and driving the 87OCTΦ Relay Word bit. The logic ORs the 87OCTA, 87OCTB, and 87OCTC Relay Word bits for your convenience into the 87OCT Relay Word bit.

The open CT logic does not self-reset. You can program the reset condition via the RSTOCT SELOGIC control equation, a common control variable for all three phases of the open CT logic.

In one protection philosophy, the reset can occur only manually after inspection of the measured currents and attending to actual CT problems as necessary. Following a different philosophy, you can allow automatic reset of the open CT alert if the current measurements return to normal for any reason. To aid this application, the scheme asserts a second set of output Relay Word bits to indicate absence of the conditions that caused the CT trouble. Note that use of these Relay Word bits to reset the logic does not occur by default; you can use these bits in the RSTOCT SELOGIC control equation as necessary.

The 87ROCTU Relay Word bit asserts if the averaged restraining current is significant (in excess of the 87_{THR} threshold, defined previously as the lesser of the 87LP pickup setting and 0.25 pu of the 87L base), and the magnitude of the full-cycle filtered negative-sequence differential current is less than 1/8 of that phase averaged restraint. The 87ROCTU Relay Word bit asserts if these conditions are true for all three phases, signaling that the differential system appears balanced.

The 87ROCTΦ Relay Word bit asserts in a similar manner but requires the filtered phase differential current magnitude to be low compared with the averaged phase restraint current.

The 87ROCT Relay Word bit asserts if the phase differential is low in all three phases (87ROCTA, 87ROCTB, and 87ROCTC asserted) or if the differential current appears balanced (87ROCTU asserted).

You can use 87ROCT as the RSTOCT SELOGIC control equation. Note that the open CT condition can still exist, but the affected CT carries no significant current, resulting in removal of open CT condition symptoms.




Figure 5.39 Open CT Detection Logic

Table 5.17 shows the Relay Word bits of the Open CT logic.

Table 5.17 Open CT Logic Relay Word Bits

Name	Description
87OCT	Open-circuited CT detected, any phase
87OCTA	Open-circuited CT detected, A-Phase
87OCTB	Open-circuited CT detected, B-Phase
87OCTC	Open-circuited CT detected, C-Phase
87ROCT	Open-circuited CT not suspected in any phase
87ROCTU	Open-circuited CT not suspected, system appears balanced
87ROCTA	Open-circuited CT not suspected (reset condition), A-Phase
87ROCTB	Open-circuited CT not suspected (reset condition), B-Phase
87ROCTC	Open-circuited CT not suspected (reset condition), C-Phase
RSTOCT	User-programmable condition to reset the open CT logic asserted

Charging Current Compensation Logic

The relay provides line charging current compensation by compensating instantaneous phase currents (samples) in the time domain based on measured line voltages and line parameters you provide as settings. As *87L Theory of Operation on page 5.2* explains, this approach has many advantages.

This section describes the line charging compensation logic and settings in detail.

As *Figure 5.40* shows, the relay determines whether to perform or inhibit compensation at any given terminal of the 87L scheme by asserting the 87CCC Relay Word bit. When the 87CCC bit is asserted, the local relay uses its local voltage to calculate the total line charging current and subtracts a portion (which it determines from the number of relays compensating for line charging current) of this current from the measured local current prior to using it in the 87L function and transmitting it to the remote relays.

The 87CCC Relay Word bit asserts when you enable the feature by setting E87LCC to Y. The 87CCC Relay Word bit deasserts dynamically if the following are true.

- The local terminal is in the stub bus configuration (ESTUB Relay Word bit asserted). This prevents compensation for line charging current in the local current in use for the local 87 function between the local breaker (or breakers) and the opened line disconnect switch.
- The voltage source the logic uses to calculate line charging current at the local terminal suffers a loss-of-potential condition (LOP Relay Word bit asserted) and becomes unreliable.
- The local relay is in the outstation mode (the 87SLV Relay Word bit asserted), so it does not receive data from at least one remote relay in the 87L scheme. This relay can no longer determine how many other relays compensate for the line charging current. It cannot assess what portion of its own total charging current to use for compensation. Therefore, the outstation relays provide no compensation but allow the master relay to compensate for the line charging current.

- The voltage source the logic uses to calculate the line charging current is located on the bus side of the line breaker (or breakers) as the 87CCLPT setting specifies, and the breaker is not closed in all three phases (Relay Word bits SPO or 3PO). In an open-pole condition, the bus voltage is not necessarily an accurate reflection of the line voltage, so line charging current compensation should not use this value.
- The relay switches to the alternate voltage source the ALINEV setting specifies in response to the ALTV SELOGIC control equation. The 87L line charging current compensation keeps this auxiliary feature simple by not following the voltage redundancy principle. Otherwise, additional settings would be required to specify the location of the alternate voltage source (bus-side, line-side), and there may be different secondary values for line susceptances because of a different ratio.

For security, the line charging current control logic keeps the 87CCC Relay Word bit deasserted for two power system cycles after the clearing of any condition(s) that caused the 87CCC Relay Word bit to deassert.

The local relay transmits the 87CCC bit together with current values to all other relays in the 87L scheme. Likewise, the local relay receives the 87CCC bits from all of its remote peers.

By counting asserted 87CCC bits (both local and remote), the local relay determines how many relays perform the line charging current compensation at any given time. Note that the number of compensating relays can change dynamically per *Figure 5.40* in response to the LOP condition, stub bus configuration, or even breaker position.

Based on the number of relays in the 87L scheme that compensate at a given time, the local relay calculates a multiplier, 87MCC, that it then uses to determine the portion of the total line charging current that the local terminal will subtract. For example, with two relays compensating, each will subtract 50 percent of the total line charging current (87MCC = 1/2); with three relays compensating, each relay will subtract 33 percent of the total charging current (87MCC = 1/3). If the local relay is the only relay that compensates, it will subtract 100 percent of the total charging current (87MCC = 1). If the local relay (and all other relays) provide no compensation, the multiplier is 0 (87MCC = 0). The control logic in *Figure 5.40* drives the 87MCC multiplier. *Figure 5.41* explains use of the multiplier.

By applying the dynamic multiplier as explained previously, relay logic allows line charging current compensation to ride through problems with voltage sources.

The control logic in *Figure 5.40* drives three Relay Word bits that signal the quality of the line charging current compensation at any given time. For this purpose, the logic provides an 87CCN setting to indicate the number of line terminals that normally perform the compensation. Typically, each line terminal will be set to perform the compensation. In some cases, however, a voltage source may be unavailable at a given terminal, preventing the scheme from using this voltage for compensation. In such a case, the 87CCN number is less than the number of line terminals. For example, a three-terminal line application may have voltage transformers (VTs) installed at two terminals only. If both terminals are configured to perform line charging current compensation, the 87CCN setting should be 2.

The control logic in *Figure 5.40* asserts as follows after comparing the number of relays that compensate at any given time with the expected number of compensating terminals, 87CCN.

- Best possible line charging current compensation (87CCB Relay Word bit) when all expected terminals compensate.
- Degraded line charging current compensation (87CCD Relay Word bit) when some but not all expected terminals compensate.
- Line charging current compensation unavailable (87CCU Relay Word bit) when no terminals compensate.

The alpha plane extended security switchover logic uses the 87CCU Relay Word bit to switch to more secure (less sensitive) settings. This recognizes that compensation allows regular alpha plane settings to be more sensitive and that loss of compensation results in a fallback to less sensitive, but more secure, settings. See *Extended Security Setting Switchover Logic on page 5.63* for more details.

You can use the 87CCB, 87CCD, and 87CCU Relay Word bits to control the 87L function accordingly when the quality of compensation changes in response to LOP, stub bus, loss of a channel, or breaker position per *Figure 5.40*.

It is important to recognize that all relays in the 87L scheme provide the same quality in their performance regarding line charging current compensation. At any given time, a number of relays in the scheme (assuming adequate voltages) calculate and subtract portions of the total charging current. These relays then add these portions to obtain the total charging current for the scheme and provide full compensation for the differential current. The fully compensated differential current appears at all master relays of the 87L scheme regardless of whether a particular relay compensates at a given time. Note, however, that the line charging current compensation quality bits (87CCB, 87CCD, 87CCU) are only available in a given relay if the charging current compensation is enabled in this relay. You can therefore consider enabling the compensation at all relays of the scheme, regardless of whether they have access to voltage. Terminals with no voltage will contribute nothing to the compensation, but they will have information about the quality of compensation in the entire 87L scheme. In such a case, the terminal(s) without access to voltage would have E87LCC = Y and 87LINEV = OFF. Otherwise, you should send the 87CCU bit using the user-programmable communications bits (see *User-Programmable 87L Communications Bits on page 5.47*) to the relays with disabled compensation and add this bit into the E87LPS, E87LQS, and E87LGS SELOGIC control equations (see *Table 8.43*) so that all relays switch over to the extended security alpha plane settings in the event of complete loss of compensation.




Figure 5.40 Line Charging Current Compensation Control Logic

As *Figure 5.41* shows, the relay with charging current compensation enabled (E87LCC = Y) uses the voltage input as specified by the 87LINEV setting (Y or Z voltage terminal) to calculate the line charging current in the time domain for the phase currents (Φ = A, B, C). As *87L Theory of Operation on page 5.2* explains, the relay calculates the numerical derivative of the voltages ($i_C = C \bullet dv/dt$) and applies a 3x3 matrix to properly reflect the self and mutual capacitances of the line. The compensation therefore works for both balanced and unbalanced conditions. The relay determines the capacitances according to the zero-sequence and positive-sequence line susceptances you provide as settings (87CCB0 and 87CCB1, respectively). By applying the proper tap adjustment (87TAPCC), the relay scales the charging current adequately to the 1 pu base of the 87L zone.

The local relay calculates this total line charging current based on the local voltage and then multiplies this current value by the 87MCC value (see *Figure 5.40*) to determine the specific portion of the line charging current to compensate for at the local terminal. In this determination, the relay recognizes the total number of terminals compensating for the line charging current at the time. The local relay then subtracts the fraction of line charging current from the measured local 87L currents. As a result, each terminal uses already compensated currents. The sum of these fractional compensating currents equals the total line charging current, to provide full compensation of the differential signal for the line charging current. This compensation occurs in the time domain (i.e., on samples) and automatically benefits not only the phase 87L element (87LP), but also the sequence 87L elements (87LQ and 87LG), supervisory functions (external fault detection, disturbance detection, open CT detection), and the multi-ended fault locator.




Figure 5.41 Line Charging Current Calculations and Removal

Refer to *87L Theory of Operation on page 5.2* for an explanation of how removing the line charging current from the differential current benefits the generalized alpha plane operating characteristic of the relay.

Note that the lump parameter line model provides the basis for the relay line charging current compensation method. The relay effectively uses an average voltage among all compensating line terminals in conjunction with the lump capacitance of the entire line. This approach becomes less accurate at higher frequencies, where the lump parameter model and an actual long line do not match closely.

Note that charging current compensation is accurate in the passband of the full-cycle cosine filters the 87L function uses. In the stopband of the full-cycle cosine filters, inaccuracy of charging current compensation is irrelevant because the filters block high-frequency components. To ensure secure operation for frequencies in the transition band of the full-cycle cosine filters, the relay measures the amount of high-frequency components in the differential signal and boosts the restraint terms accordingly to counter the finite accuracy of compensation (see *Figure 5.42*).

A combination of removing the line charging current in the cosine filter passband from the differential signal and boosting the restraint terms with the uncompensated high-frequency components in the differential signal has a doubly positive effect on the generalized alpha plane, as *87L Theory of Operation on page 5.2* explains.




Figure 5.42 Augmenting Restraint Terms for Finite Accuracy of Line Charging Current Compensation at Higher Frequencies

Table 5.18 shows the Relay Word bits for the line current compensation function.

Table 5.18 Line Charging Current Compensation Relay Word Bits

Name	Description
87CCC	Line charging current compensation applied at the local terminal
87CCB	Best possible line charging current compensation (compensation performed using the average of all expected line terminal voltages)
87CCD	Line charging current compensation degraded (compensation performed using the average of some but not all of the expected line terminal voltages)
87CCU	Line charging current compensation unavailable

Detailed Description of Settings

E87LCC

This setting enables the line charging current compensation logic. Set to Y if you want the local terminal to use the local voltage to calculate its portion of the compensating current and use this result in the 87L scheme. Note that all relays in a given 87L scheme benefit from line charging current compensation, regardless of whether this setting is Y or N at any particular relay. This setting instructs the local relay to include itself as one of the compensating relays for the entire 87L scheme. The relay should have access to a reliable voltage source if you identify it as a relay performing line charging current compensation. You can enable compensation in all relays of the scheme even if some do not have access to voltages to enable the line charging current quality of compensation bits controlling security of the 87L elements upon a loss of compensation. Relays lacking access to voltage will provide no compensation, even when compensation is enabled, but they will benefit from compensation by other relays, and 87CCB, 87CCD, and 87CCU Relay Word bits will provide them information regarding the quality of that compensation.

87LINEV

This setting specifies the relay voltage terminal (Y, Z, or OFF) you will use for line charging current compensation. If possible, select the line-side voltage with the 87LINEV setting. The relay expects wye-connected VTs. You should select a voltage identical to the main voltage of the relay per the source selection logic, ESS (Y voltage input terminal typically). Note that the relay will suspend compensation if it switches to the alternate voltage the ALINEV setting specifies in response to the ALTV SELOGIC control equation. If the relay has E87LCC enabled, but there is no voltage available to perform the compensation, set 87LINEV to OFF.

87CCLPT

This setting specifies the position of the 87LINEV voltage source. Select L if the application uses line-side voltage. Select B if the application uses bus-side voltage. It is best to use applications with line-side voltage. In applications with bus-side voltage, the scheme suspends line charging current compensation at the local terminal if there is an open-pole condition (see *Figure 5.40*). When relays switch their 87MCC multipliers in response to breaker operation, there may be a slight degradation of line charging current compensation quality. It is therefore best to use line-side voltages or, if the application uses the bus-side voltage, to apply larger 87L setting margins for the line charging current.

87CCB0 and 87CCB1

These settings specify the zero-sequence and positive-sequence susceptances of the entire line in secondary mS (milliSiemens, S = A/V). For example, a 240 kV line drawing a positive-sequence charging current of 200 A has a positive-sequence susceptance of about $200/(240/\sqrt{3}) = 1.44$ mS primary.

We can calculate the secondary values of the susceptances as (Primary Values) • (VT ratio) / (CT ratio).

The VT ratio is the ratio of the voltage source we have configured with the 87LINEV setting (PTRY or PTRZ, respectively).

The CT ratio is the maximum ratio of the local current inputs to the 87L function, as we have configured these inputs with the 87CTWL and 87CTXL settings (see *Configuration of the 87L Current Inputs on page 5.29* for more details).

Note that, because of potentially different PT and CT ratios at various relay terminals of the same line, the 87CCB1 and 87CCB0 settings may differ between relays protecting the same line.

Example 5.1

Assume that a dual breaker application (87CTWL = 1, 87CTXL = 1) uses the Y voltage terminal for compensation (87LINEV = Y). The instrument transformer ratios are as follows: PTRY = 2165, CTRW = 400, CTRX = 320. The primary line susceptance is 2.00 mS. The secondary value we need as a setting is 87CCB1 = 2.00 • 2165/maximum (400, 320) = 10.83 mS.

87CCN

This setting specifies the number of relays in the 87L scheme that you configured to perform the line charging current compensation. The relay monitors how many relays in the scheme actually compensate for the charging current, and it compares this number with the value this setting specifies. Based on the number of relays actually providing compensation, the 87CCB, 87CCD, and 87CCU Relay Word bits assert as necessary to indicate the quality of compensation.

87TAPCC

This read-only setting is the tap value the relay uses to scale its local calculated charging current to per-unit values for use in the 87L function.

The relay calculates the tap value as follows (in applications without in-line transformers).

$$87TAPCC = CTBASE/CTR_LOC$$

Equation 5.35

where: CTBASE defines the 1 pu of the 87L zone as *Configuration of the 87L Current Inputs on page 5.29* explains

CTR_LOC is the greater of the local current terminal CT ratios that the 87L function uses.

Example 5.2

Refer to *Example 5.1* and assume a two-terminal application. The remote terminal is a single-breaker terminal with a CT ratio of 600. All CTs in the scheme are 5 A nominal.

At the local relay, you should enter 87CTP1R = 600 • 5 A = 3000 A (maximum CT primary of the remote relay).

The local relay determines the following:

- 1 pu CTBASE as maximum (400 • 5 A, 320 • 5 A, 3000 A) = 3000 A (1 pu = 3000 A primary),
- CTR_LOC as maximum (400, 320) = 400, and
- 87TAPCC as 3000/400 = 7.5.

Example 5.2 (Continued)

With PTRY = 2165 and a secondary susceptance defined by PTRY = 2165, CTRW = 400, and CTRX = 320, the relay calculates charging current from the secondary voltage. Before the relay can use this current in the 87L function, however, it must first divide it by 7.5.

Example 5.3

We provide this example to explain the quality of line charging current compensation in response to LOP conditions, stub bus, loss of a channel, and open-pole conditions. Assume a three-terminal 3SM application such as *Figure 5.43* shows.




Figure 5.43 Sample Three-Terminal Relay Application

All relays can access voltage signals, and line charging current compensation is enabled in all three relays. Relays 1 and 3 use line-side VTs (87CCLPT = L). Relay 2 uses a bus-side VT (87CCLPT = B). We expect three compensating terminals (87CCN = 3).

Consider the following scenarios:

- Normal operation with all breakers closed, no stub bus, and no LOP conditions, all channels working normally. All three relays are masters and perform line charging current compensation. Each relay subtracts a third of the total charging current. As a result, the charging current calculation is effectively the average of all three terminal voltages, the best approximation of the voltage profile along the line. All relays assert 87CCB (best compensation).

Example 5.3 (Continued)

- Stub bus condition at Terminal 1. Relay 1 is in the stub bus mode protecting the bus work between the two local breakers and the opened line disconnect switch. Relays 2 and 3 protect the line as far as the opened line disconnect switch at Terminal 1. Relay 1 ceases to compensate for the charging current. This is a correct response, because the protected bus work draws no charging current. Relays 2 and 3 receive a deasserted 87CCC bit from Relay 1. These relays then determine that there are two compensating relays, and they switch their multipliers from 1/3 to 1/2. As a result, the compensation occurs correctly, but calculation of the charging current is now effectively the average of voltages at Terminals 2 and 3.

  This decreases the compensation accuracy slightly compared with the case that uses the average of all three terminal voltages—Terminal 1 is opened, so it may develop an elevated voltage and cause more charging current. All three relays assert the 87CCD Relay Word bit, signaling degraded compensation (the compensation uses the average of two line terminal voltages instead of all three).

- LOP condition at Terminal 1. Assume normal operational conditions, followed by an LOP condition at Terminal 1. Relay 1 stops compensating. Relays 2 and 3 respond by switching their multipliers from 1/3 to 1/2. The total charging current still receives proper compensation, including at Relay 1. The accuracy is slightly degraded, as the stub bus scenario explains (the effective voltage is the average of two terminal voltages, not three). All three relays assert the 87CCD Relay Word bit, signaling degraded compensation.

- Loss of communications between Terminals 1 and 2. Assume normal operational conditions, followed by a loss of channel between Relays 1 and 2. Relays 1 and 2 become slaves (87SLV asserted) and stop compensating. Relay 3 remains a master (87MTR asserted). Upon determining that it is the only relay providing compensation, Relay 3 switches its multiplier from 1/3 to 1. The total charging current still receives compensation, but accuracy is degraded, as the stub bus scenario explains (in this case, the effective voltage in use is the voltage at Terminal 3). All three relays assert the 87CCD Relay Word bit, signaling degraded compensation. Relay 3 is the only master that can trip, and it works with differential current compensated for the line charging current.

- Open-pole condition at Terminal 2. Assume normal operational conditions followed by an open-pole condition at Terminal 2. Relay 2 stops compensating because it cannot rely upon the bus-side voltage to represent the line voltage when the breaker is opened. Relays 1 and 3 respond by switching their multipliers from 1/3 to 1/2. The total charging current still receives proper compensation, including at Relay 2. Accuracy is slightly degraded, as stub bus scenario explains (the effective voltage is the average of two terminal voltages, not three). All three relays assert the 87CCD Relay Word bit, signaling degraded compensation.

Example 5.3 (Continued)

- Open-pole condition at Terminal 2 and an LOP condition at Terminal 3. Assume normal operational conditions followed by an open-pole condition at Terminal 2 and an LOP condition at Terminal 3. Relays 2 and 3 stop compensating because their voltages have become unreliable. Relay 1 responds by switching its multiplier from 1/3 to 1. The total charging current still receives proper compensation, including at Relays 2 and 3. Accuracy is degraded, as the stub bus scenario explains (in this case, the effective voltage in use is the voltage at Terminal 1, which does not reflect voltage changes along the line segments). All three relays assert their 87CCD Relay Word bits, signaling degraded compensation.
- Open-pole condition at Terminal 2, and LOP conditions at Terminals 1 and 3. Assume further that Terminal 1 now suffers an LOP condition. At this point, no relay compensates. The 87CCU (charging current compensation unavailable) Relay Word bit asserts, resulting in the relays switching to extended security alpha plane settings (87L*n*PS, 87L*n*RS, and 87L*n*AS assert, where *n* = P, Q, G). You selected the extended security settings to ensure security in the absence of charging current compensation, so the 87L scheme remains secure.

This example shows that compensation exists for the entire 87L scheme despite problems with voltage sources, so long as the scheme can access at least one valid voltage source. The scheme provides a fallback response when the last relay stops compensating.

87L Differential Applications With In-Line Transformers

The relay allows 87L applications with in-line transformers. *87L Theory of Operation on page 5.2* briefly explains the implementation. In particular, the relay uses the alpha plane operating principle to protect lines with in-line transformers, provides for true differential harmonic measurements and allows for harmonic blocking, harmonic restraint (or both) for security during magnetizing inrush conditions.

For a better understanding of the transformer application, read *87L Differential Elements on page 5.29*, which explains the basics of the relay 87L function that apply to applications without and with in-line transformers. This section adds information that relates specifically to applications with in-line transformers.

First, *Transformer Winding Configuration Settings on page 5.79* describes extra settings related to ratings and connections of the in-line transformer windings. These settings allow the relay to perform proper vector group compensation, zero-sequence current balancing and ratio matching as per the principles of transformer differential protection.

Second, *Harmonic Blocking and Restraining Logic on page 5.84* describes the harmonic-sensing, harmonic-blocking and harmonic-restraining logic and associated settings for securing the 87L elements during transformer magnetizing inrush and steady-state overexcitation conditions.

Third, *87LP Phase Differential Element With In-Line Transformers on page 5.87* and *87LQ Negative-Sequence Differential Element on page 5.36* provide details of the phase (87LP) and negative-sequence (87LQ) differential elements in applications with in-line transformers. The 87LQ element provides high sensitivity not

only for high-resistive line faults, but also for internal transformer faults. Note that the zero-sequence differential element (87LG) is not available in applications with in-line transformers because of the nature of the application (power transformers with grounded wye and zigzag windings do not balance zero-sequence currents).

The relay allows for line charging current compensation and in-line transformers in the same application. *Charging Current Compensation Settings With In-Line Transformers on page 5.93* explains extra settings and precautions related to combining the in-line transformer and charging current compensation features in the same relay application (see *Charging Current Compensation Settings With In-Line Transformers on page 5.93* for more charging current compensation information).

Transformer Winding Configuration Settings

Relays must have current input terminals (W and X) configured for the 87L application as explained in *Configuration of the 87L Current Inputs on page 5.29*.

The CT ratios must be provided via the CTRW and CTRX settings, respectively. The two currents must be specified as inputs to the 87L zone of protection via the 87CTWL and 87CTXL SELOGIC control equations. The 87CTPWL and 87CTPXL settings allow inverting polarities of the currents from connected CTs if the CTs are not wired with compatible polarities within the entire 87L zone of protection.

In applications with in-line transformers, each current terminal of the relay has extra attributes that are provided as settings to ensure proper compensation for the transformer.

E87XFMR

This setting enables the in-line transformer feature of the relay, and it must be set to Y in all relays of the 87L scheme, including outstation relays (E87CH = 3SS) when protecting in-line transformers.

87MVA

This setting specifies the rated MVA rating of the in-line transformer. The relay uses this setting to calculate correct tap compensation values for the 87L currents.

Consider the example shown in *Figure 5.44*. All three relays must use 87MVA = 200 MVA in this example.




Figure 5.44 Sample Three-Terminal Relay Application With In-Line Transformer

87VTWL and 87VTXL

These settings specify the rated phase-to-phase voltage of the transformer windings associated with the current input terminals, W and X respectively. The relay uses this setting to calculate correct tap compensation values for the 87L currents.

Note that, in general, the W and X current input terminals of the relay may be associated with different windings such as when protecting three-winding transformers. Or, with the same winding such as when a transformer winding is terminated in a dual-breaker arrangement, and breaker CTs are used rather than a transformer bushing CT. Also note that the winding associated with a given current input terminal of the relay may be located at the remote station where the power transformer is installed.

Consider the example shown in *Figure 5.44*. Both the W and X current terminals of Relay 1 are associated with the 240 kV wye-connected winding of the transformer, resulting in 87VTWL = 240 kV and 87VTXL = 240 kV. Both the W and X current terminals of Relay 2 are associated with the same winding of the transformer, resulting in 87VTWL = 240 kV and 87VTXL = 240 kV at the second relay. Relay 3 is a single-CT application using the W current input terminal. This current terminal is associated with the 138 kV delta-connected winding of the transformer resulting in 87VTWL = 138 kV at the third relay.

Note that these settings do not imply the winding voltage is actually measured by the relay. These settings are used for tap calculations.

87CTCWL and 87CTCXL

These settings specify the compensation matrix (0–12) for the currents of the W and X relay input terminals, respectively. Note that the two current input terminals of the relay may be associated with the same or different windings, resulting

in the same or potentially different values of these settings. Also, the transformer windings impacting the values of these settings may be located in the same or a remote substation.

Normally, all CTs are connected in wye, allowing simple selection of the compensation matrix setting. Apply special care when selecting the compensation matrix if the CTs are connected in delta or double delta as it may be the case in some retrofit applications. It is beneficial to re-connect the CTs to wye to facilitate other applications and metering of the currents in the relay while allowing the 87L function to compensate for the vector group internally.

Consider the example shown in *Figure 5.44*. Both the W and X current terminals of Relay 1 are associated with the wye-connected winding of the transformer resulting in the same values of the two settings 87CTCWL =1 and 87CTCXL = 1 (assume compensation Matrix 1 is appropriate for the wye-connected winding in this example). Both the W and X current terminals of Relay 2 are associated with the same wye-connected winding yielding 87CTCWL = 1 and 87CTCXL = 1. Relay 3 terminal has its W current input associated with the delta-connected winding. Assuming compensation matrix 0 is the correct matrix for this winding, you should set 87CTCWL = 0 at the third relay.

Table 5.19 lists all transformer winding compensation matrices allowed in the relay. Select the appropriate matrix following the principles of transformer differential protection to compensate for the vector group and to remove the zero-sequence currents.

Table 5.19 Transformer Winding Compensation Matrices (Sheet 1 of 2)

87CTCnL Setting	Compensation Matrix	Typical Application
0	$\begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$	Delta-connected transformer winding, wye virtual CT connection
1	$\frac{1}{\sqrt{3}}\begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
2	$\frac{1}{3}\begin{bmatrix} 1 & -2 & 1 \\ 1 & 1 & -2 \\ -2 & 1 & 1 \end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection
3	$\frac{1}{\sqrt{3}}\begin{bmatrix} 0 & -1 & 1 \\ 1 & 0 & -1 \\ -1 & 1 & 0 \end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
4	$\frac{1}{3}\begin{bmatrix} -1 & -1 & 2 \\ 2 & -1 & -1 \\ -1 & 2 & -1 \end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection

Table 5.19 Transformer Winding Compensation Matrices (Sheet 2 of 2)

87CTCnL Setting	Compensation Matrix	Typical Application
5	$\frac{1}{\sqrt{3}}\begin{bmatrix}-1 & 0 & 1\\ 1 & -1 & 0\\ 0 & 1 & -1\end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
6	$\frac{1}{3}\begin{bmatrix}-2 & 1 & 1\\ 1 & -2 & 1\\ 1 & 1 & -2\end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection
7	$\frac{1}{\sqrt{3}}\begin{bmatrix}-1 & 1 & 0\\ 0 & -1 & 1\\ 1 & 0 & -1\end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
8	$\frac{1}{3}\begin{bmatrix}-1 & 2 & -1\\ -1 & -1 & 2\\ 2 & -1 & -1\end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection
9	$\frac{1}{\sqrt{3}}\begin{bmatrix}0 & 1 & -1\\ -1 & 0 & 1\\ 1 & -1 & 0\end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
10	$\frac{1}{3}\begin{bmatrix}1 & 1 & -2\\ -2 & 1 & 1\\ 1 & -2 & 1\end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection
11	$\frac{1}{\sqrt{3}}\begin{bmatrix}1 & 0 & -1\\ -1 & 1 & 0\\ 0 & -1 & 1\end{bmatrix}$	Wye-connected transformer winding, virtual delta CT connection
12	$\frac{1}{3}\begin{bmatrix}2 & -1 & -1\\ -1 & 2 & -1\\ -1 & -1 & 2\end{bmatrix}$	Zigzag-connected transformer winding, virtual double delta CT connection

87XFMRM

This setting allows the relay to optimize internal scaling of transmitted currents and to maximize the usage of the communications bandwidth and accuracy. This setting specifies the lowest ratio between the full load current of the transformer winding associated with the relay current input terminal, and the CT primary current of the same current input terminal, among all the 87L zone currents. This setting is normally below 1 as the CTs are typically rated to carry the full load current without exceeding their nominal ratings, and is identical in all relays of the same 87L scheme.

Consider the example shown in *Figure 5.44*. The full load current of the 240 kV wye-connected winding is 200/(√3• 240) = 0.4811 kA. The full load current of the 138 kV delta-connected winding is 200/(√3 • 138) = 0.8367 kA. The five CTs that bound the differential zone have the primary currents of (1 kA, 1 kA, 1.2 kA, 1.2 kA, 1 kA). The ratios to consider therefore are (0.4811/1, 0.4811/1, 0.4811/1.2, 0.4811/1.2, 0.8367/1), with the minimum value being 0.4811/1.2 or 0.4009. A value for 87XFMRM of 0.4 should be used at Relays 1, 2, and 3 in this example.

87TTAPW and 87TTAPX

These read-only settings are the tap values used by the relay to scale its local currents connected to the W and X current terminals, respectively, to per-unit values for use in the 87L function.

The relay allows CT ratio mismatching of 10:1; for 5 A nominal relays the TAP range is 1.75 to 17.55, and the range is 0.35 to 3.5 if the relay is ordered as a 1 A nominal relay.

You can apply 1 A and 5 A nominal CTs in the same 87L scheme, but not in the same relay. For example, both CTs connected to Relay 1 in *Figure 5.44* must be 5 A nominal, but the CT at Relay 3 can be 1 A nominal.

In applications with in-line transformers the tap values are calculated as follows.

$$87TTAPW = \frac{87MVA \bullet 10^3}{\sqrt{3} \bullet 87VTWL \bullet CTRW}$$

Equation 5.36

$$87TTAPX = \frac{87MVA \bullet 10^3}{\sqrt{3} \bullet 87VTXL \bullet CTRX}$$

Equation 5.37

The 1 pu base value for the 87L function in applications with in-line transformers equals the transformer rated current.

Consider the example shown in *Figure 5.44*. Relay 1 applies 200 • 10^3/(√3 • 240 • 200) = 2.4056 as the tap for its W and X current input terminals. Relay 2 applies 200 • 10^3/√3 • 240 • 240) = 2.0047 as the tap for its W and X current input terminals. Relay 3 applies 200 • 10^3/√3 • 138 • 200) = 4.1837 as the tap for its W current input terminal.

The 1 pu of the 87L zone amounts to 481.1 A primary on the 240 kV side of the transformer, and amounts to 836.7 A primary on the 138 kV side of the transformer. In other words, 481.1 A/200 = 2.4056 A secondary in the W or X current input terminals of Relay 1 is 1 pu of the 87L zone; 481.1 A/240 = 2.0046 A secondary in the W or X current input terminals of Relay 2 is 1 pu of the 87L zone; and 836.7 A/200 = 4.1835 A secondary in the W current input terminal of Relay 3 is 1 pu of the 87L zone.

When selecting sensitive pickup threshold settings for the 87LP and 87LQ functions (the 87LG function is not available with an in-line transformer) to detect high-resistive faults on the transmission line, be sure to use the appropriate 1 pu value for the line voltage level. For applications without in-line transformers, there is only one base value, calculated with reference to the CT with the highest primary value. In the example shown in *Figure 5.44*, sensitivity of 120 A primary for short circuits on the transmission line, requires a pickup setting of 120/481.1 = 0.25 pu.

Harmonic Blocking and Restraining Logic

You can use harmonic blocking, harmonic restraining or both in the relay to secure the 87LP element for magnetizing inrush when protecting in-line transformers. Harmonic blocking is used to secure both the 87LP and 87LQ elements for overexcitation conditions and for transformer inrush conditions.

Table 5.20 lists analog quantities used in the harmonic-sensing logic. *Table 5.21* lists Relay Word bits associated with harmonic blocking or restraining for the 87L elements.

Table 5.20 Analog Quantities Related to Harmonic Blocking and Restraining

Name[a]	Description[a]	Units
87IΦ FM	Magnitude of the fundamental frequency component in the differential current, full-cycle cosine-filtered, Φ–Phase	pu
87IΦ 2M	Magnitude of the second harmonic in the differential current, full-cycle cosine-filtered, Φ–Phase	pu
87IΦ 4M	Magnitude of the fourth harmonic in the differential current, full-cycle cosine-filtered, Φ–Phase	pu
87IΦ 5M	Magnitude of the fifth harmonic in the differential current, full-cycle cosine-filtered, Φ–Phase	pu

[a] Φ = A, B, C.

Figure 5.45 presents the harmonic-sensing logic.

This logic compares the levels of the second, fourth- and fifth-harmonics in the differential current (87IΦ 2M, 87IΦ 4M and 87IΦ 5M, respectively) with the level of the fundamental frequency component in the differential current (87IΦ FM, where Φ = A, B or C), using the percentage blocking settings 87PCT2, 87PCT4 and 87PCT5, respectively. The comparison is allowed once the fundamental frequency component in the differential current is above the noise level specified by the factory constant of 0.05 pu (87HBOC calibration setting).

If the second- or fifth-harmonic content in the differential current exceeds the respective settings, Relay Word bit 87QB asserts. The logic uses this Relay Word bit to block the negative-sequence differential element, 87LQ.

Similarly, the second or fourth harmonic content asserts Relay Word bit 87Φ BK2 to block the phase differential element, 87LP. Furthermore, if Relay Word bit 87Φ BK2 asserts in any phase, Relay Word bit 87XBK2 asserts. We use Relay Word bit 87XBK2 for cross-phase blocking.

The fifth-harmonic level is sensed via the 87Φ BK5 Relay Word bit intended for blocking both the 87LP and 87LQ under steady-state overexcitation of the transformer core.




Figure 5.45 Harmonic-Sensing Logic

These Relay Word bits are designed to deal with temporary dropout conditions and to reflect the application intent of harmonic blocking or restraining as shown in *Figure 5.46*.

The 87HBΦ Relay Word bit is a blocking signal for the harmonic blocking mode of operation of the 87LP element. The block is permanently asserted if operation in the harmonic blocking mode is not enabled (E87HB = N). When operation in the harmonic blocking mode is enabled (E87HB = Y), the block asserts if the fifth-harmonic overexcitation condition is sensed via the 87Φ BK5 Relay Word bit, or magnetizing inrush is sensed using the second and fourth harmonics in any phase (cross-blocking) as signaled by the 87XBK2 Relay Word bit.

When 87HBΦ asserts, the logic instantaneously blocks the differential elements. If 87HBΦ asserts for 1.5 power system cycles, a drop off timer extends the blocking signal for 1 power system cycle. Should the block reassert while the dropout timer is timing out, the dropout timer is stalled for extra security until the blocking Relay Word bits in *Figure 5.45* deassert again.

The 87HRΦ Relay Word bit is a blocking signal for the harmonic-restraining mode of operation of the 87LP element. The block is permanently asserted if operation in the harmonic-restraining mode is not enabled (E87HR = N). When operation in the harmonic-restraining mode is enabled (E87HR = Y), the block asserts when 87Φ BK5 Relay Word bit asserts. No other harmonics block the harmonic restrained 87LP element. For magnetizing inrush conditions, the second and fourth harmonics secure the harmonic restrained 87LP element.

When 87HRΦ asserts, the logic instantaneously blocks the differential elements. If 87HRΦ asserts for 1.5 power system cycles, a dropout timer extends the blocking signal for 1 power system cycle. Should the block re-assert while the dropout timer is timing out, the dropout timer is stalled for extra security until the blocking 87Φ BKT Relay Word bit in *Figure 5.45* deasserts again.




Figure 5.46 Magnetizing Inrush and Overexcitation Blocking Logic

E87HB

NOTE: With both E87HB and E87HR set to N, the 87LP element will not operate at all.

Choose among harmonic blocking, harmonic restraint, or both to obtain relay security during transformer inrush conditions. Select E87HB = Y to enable operation of the 87LP element in the harmonic blocking mode. Selecting E87HB = N disables operation in the harmonic blocking mode by asserting the blocking signal permanently. Note that with both E87HB and E87HR set to N, the 87LP element will not operate at all.

NOTE: For optimum performance, always enable harmonic restraint, i.e., set E87HR = Y.

Note that the relay always operates in cross-blocking (common harmonic blocking) mode. Harmonic blocking refers to blocking the 87LP alpha plane with the second, fourth, and fifth harmonics. The harmonic restrained 87LP alpha plane uses a built-in fifth-harmonic blocking for overexcitation conditions that is independent from the E87HB setting.

E87HR

Choose among harmonic blocking, harmonic restraint, or both to obtain relay security during transformer inrush conditions. Select E87HR = Y to enable operation of the 87LP element in the harmonic restrained mode. Selecting E87HR = N disables operation in the harmonic restrained mode by asserting the blocking signal permanently. Note that with both E87HB and E87HR set to N, the 87LP element will not operate at all.

When in the harmonic restrained mode, the element uses the fifth-harmonic blocking for overexcitation conditions without the need to enable harmonic blocking.

87PCT2, 87PCT4, 87PCT5

These settings specify the minimum percentage harmonic levels expected during magnetizing inrush conditions (87PCT2 and 87PCT4) or steady-state overexcitation conditions (87PCT5). Note that the same values of the 87PCT2 and 87PCT4 settings are used to control the amount of harmonic restraining (see *Figure 5.48*) and harmonic blocking (see *Figure 5.45*) for the phase differential element. The 87PCT5 setting controls the blocking level for both the 87LP and 87LQ elements under steady-state overexcitation conditions.

Older types of transformers produce considerable harmonic levels during inrush conditions allowing higher values of the 87PCT2 and 87PCT4 settings maintaining better dependability margins for internal faults with possible CT saturation. Newer transformers constructed using core material with better magnetic properties may generate lower levels of harmonics during inrush conditions, calling for the 87PCT2 and 87PCT4 settings to be lowered. Note that the cross-phase blocking logic allows you to keep the settings relatively high in such cases, as typically only one phase will experience lower harmonic content during inrush.

Make sure the CTs are rated in such a way that they do not saturate for several power cycles for a heavy internal fault (such as a fault at the transformer terminals) giving the element a chance to operate before the harmonic blocking or restraining impair dependability because of spurious harmonics caused by CT saturation. This is particularly relevant if the 87PCT2, 87PCT4 and 87PCT5 settings are set very low, such as below 10 percent.

Note that in the harmonic restrained mode of operation, the alpha plane settings determine the amount of extra restraint you need to ensure security during inrush conditions. The more secure the alpha plane settings (higher radius and blocking angle) the less extra restraint you need from the harmonics. Therefore, with higher alpha plane settings, you can also use higher 87PCT2 and 87PCT4 settings.

Table 5.21 87L Relay Word Bits Related to Harmonic Blocking and Restraining

Name	Description
87ABK2	Second harmonic present in A-Phase differential current
87BBK2	Second harmonic present in B-Phase differential current
87CBK2	Second harmonic present in C-Phase differential current
87XBK2	Cross-phase second harmonic (second harmonic in any phase)
87QB	Harmonic blocking asserted for the 87LQ element (second or fifth-harmonic block in any phase)
87ABK5	Fifth harmonic present in A-Phase differential current
87BBK5	Fifth harmonic present in B-Phase differential current
87CBK5	Fifth harmonic present in C-Phase differential current
87HBA	Harmonic blocking asserted in A-Phase (permanently asserted if operation with harmonic blocking is disabled)
87HBB	Harmonic blocking asserted in B-Phase (permanently asserted if operation with harmonic blocking is disabled)
87HBC	Harmonic blocking asserted in C-Phase (permanently asserted if operation with harmonic blocking is disabled)
87HRA	Fifth-harmonic blocking asserted in A-Phase (permanently asserted if operation with harmonic restraining is disabled)
87HRB	Fifth-harmonic blocking asserted in B-Phase (permanently asserted if operation with harmonic restraining is disabled)
87HRC	Fifth-harmonic blocking asserted in C-Phase (permanently asserted if operation with harmonic restraining is disabled)

87LP Phase Differential Element With In-Line Transformers

In reference to *Figure 5.47*, the phase differential element, 87LP, incorporates a high-set (unrestrained) operating path, as well as a harmonic restrained alpha plane path (in addition to the traditional harmonic blocked alpha plane operating path) in applications with in-line transformers.

The high-set operating path responds to the full-cycle filtered differential current magnitude, 87IΦFM, and uses the 87LPU pickup threshold. Be sure to set the 87LPU pickup sufficiently above the maximum magnetizing inrush current of the in-line transformer. Operation of this path is signaled via the 87LUΦ Relay Word bit. The 87LUΦ Relay Word bit is ORed with the alpha plane operating trip output. This ORed combination, after further supervision as explained in *87L Elements on page 5.29*, asserts Relay Word bit 87LΦ that routes the output of the logic to the trip logic. Also, the 87LUA, 87LUB and 87LUC Relay Word bits are ORed to form Relay Word bit 87LU Relay for your convenience.

The 87LP element incorporates the alpha plane comparator that responds to the 87KΦ and 87APAΦ operating quantities. Because this alpha plane ratio and angle are derived without harmonic restraint (in the same fashion as in applications without in-line transformers), Relay Word bit 87HBΦ supervises the output from the alpha plane comparator and permits the alpha plane to operate if the harmonic blocking operating mode is enabled and the level of harmonic is low, signifying no magnetizing inrush or steady-state overexcitation of the transformer core (see *Figure 5.45* and *Figure 5.46*).

Similarly, the 87LP element incorporates the harmonic restrained alpha plane comparator responding to the 87KHRΦ and 87HRAΦ operating quantities (see *Table 5.22*). Relay Word bit 87HRΦ supervises this comparator and permits the alpha plane to operate if the harmonic-restraining operating mode is enabled and the level of fifth harmonic is low, signifying no steady-state overexcitation of the transformer core (see *Figure 5.45* and *Figure 5.46*). Because the alpha plane ratio and angle are derived including harmonic restraint, this comparator is not blocked with the second or fourth harmonics to cope with the magnetizing inrush conditions.

An overcurrent condition, signaled by Relay Word bit 87L50Φ supervises the two outputs of the two alpha plane comparators described above. Other conditions, explained in *87L Elements on page 5.29*, further supervise these two outputs before asserting Relay Word bits 87LΦ to route the alpha plane output to the trip logic (see *Figure 5.47*).

The harmonic restrained alpha plane works with the restraining current augmented with the level of harmonics in the differential current per principles of harmonic restraining for transformer differential protection. *Figure 5.48* explains the harmonic restrained alpha plane in more detail. The generalized alpha plane works with the restraining current. When second and fourth harmonics are present, the alpha plane calculations increase the restraining current with the second and fourth harmonics of the differential current. More information on the generalized alpha plane and the impact of increasing the restraining signal in the basic alpha plane calculations can be found in *87L Theory of Operation on page 5.2*.




Figure 5.47 87LP Logic in Applications With In-Line Transformers

Table 5.22 87LP Phase Differential Analog Quantities Specific To Applications With In-Line Transformers

Name	Description	Units
87KHRA	Alpha plane ratio, harmonic restrained, A-Phase	-
87KHRB	Alpha plane ratio, harmonic restrained, B-Phase	-
87KHRC	Alpha plane ratio, harmonic restrained, C-Phase	-
87HRAA	Alpha plane angle, harmonic restrained, A-Phase	Deg (±180°)
87HRAB	Alpha plane angle, harmonic restrained, B-Phase	Deg (±180°)
87HRAC	Alpha plane angle, harmonic restrained, C-Phase	Deg (±180°)




Figure 5.48 87LP Alpha Plane Concept With Harmonic Restraint

Refer to *87L Elements on page 5.29* for more information regarding supervising the 87LP logic with the master mode (87MTR), test mode (87TEST), disturbance detection (87DD) and the blocking action (87BLK). *87L Elements on page 5.29* also explains the application of normal and expanded security alpha plane settings and their control via the 87LPSEC Relay Word bit.

Table 5.23 87L Relay Word Bits Related Unrestrained 87LP Operation

Name	Description
87LUA	Phase 87L element operated in the unrestrained mode (high-set) in A-Phase
87LUB	Phase 87L element operated in the unrestrained mode (high-set) in B-Phase
87LUC	Phase 87L element operated in the unrestrained mode (high-set) in C-Phase
87LU	Phase 87L element operated in the unrestrained mode (high-set)

87LPU

The purpose of the instantaneous unrestrained current element is to react quickly to heavy internal faults, signified by high current levels. The unrestrained differential element responds to the fundamental frequency component of the differential operating current (full-cycle cosine-filtered). It is unaffected by the alpha plane radius and blocking angle settings or harmonic restraint or blocking settings. Therefore, you must set the element pickup level high enough that the element does not react to large inrush currents. Typical values of this setting are in the range of several times the tap value (6–8 pu are typical).

87LPP and 87LPPS

The purpose of these settings is to restrain the alpha plane under unfavorable system conditions. In particular, when setting 87LPP (normal mode value) and 87LPPS (extended security mode value) for in-line transformers, be sure to account for CT errors and line charging current, as well as for steady-state overexcitation current (worst possible overvoltage and no load conditions).

87LPR, 87LPRS, 87LPA, and 87LPAS

Be sure that you meet the required transformer protection sensitivity when setting the radius (87LPR and 87LPRS) and blocking angle (87LPA and 87LPAS) settings in the normal and extended security modes, for in-line transformers. With this respect, it is worth emphasizing that the negative-sequence differential element, 87LQ, when set correctly, provides much higher sensitivity for transformer faults than the phase element, 87LP.

Note that when the harmonic restrained mode of operation is enabled by selecting E87HR = Y, security of the 87LP element during magnetizing inrush conditions depends on the relation among all four settings 87LPR (or 87LPRS when extended security in place via the 87LPSEC Relay Word bit), 87LPA (or 87LPAS), 87PCT2 and 87PCT4. The amount of extra restraint generated from harmonics in the differential current and controlled by the 87PCT2 and 87PCT4 settings required to stabilize the element is inversely proportional to the security of the alpha plane settings (87LPR and 87LPA, or 87LPRS and 87LPAS).

87LQ Negative-Sequence Differential Element In-Line Transformers

The negative-sequence differential element provides sensitive protection for both high-resistance line faults and internal low-current transformer faults. Note that the external fault detection logic supervises the very sensitive 87LQ element against CT errors during external faults, as explained in *External Fault Detection on page 5.10*.

In reference to *Figure 5.49*, the negative-sequence differential element, 87LQ, in applications with in-line transformers is based on the alpha plane with harmonic blocking. The alpha plane comparator responds to the 87KQ and 87APAQ operating quantities and works as described in *87L Elements on page 5.29*. Relay Word bit 87QB supervises this comparator to provide security under magnetizing inrush and steady-state overexcitation conditions as *Figure 5.45* shows. Relay Word bit 87QB functions in a similar manner as the harmonic blocking bits related to the phase differential function. The blocking action of the 87QB is instantaneous. After blocking for 1.5 power cycles, the blocking action is extended for security for one extra power cycle. Should the block reassert while the dropout timer is timing out, the dropout timer is stalled for extra security until the 87QB Relay Word bit in *Figure 5.45* deasserts again.




Figure 5.49 87LQ Logic In Applications With In-Line Transformers

Refer to *87L Elements on page 5.29* for more information regarding supervising the 87LQ logic with the master mode (87MTR), test mode (87TEST), disturbance detection (87DD), and the blocking function (87BLK). *87L Elements on page 5.29* also explains the application of normal and expanded security alpha plane settings and their control via the 87LQSEC Relay Word bit.

87LQP and 87LQPS

These settings (normal and extended security mode values), when set for in-line transformers, need to account not only for CT errors and line charging current, but also for steady-state overexcitation current under worst possible overvoltage condition and no load. These considerations apply to unbalanced system conditions such as an open-pole condition (under balanced conditions the negative-sequence differential current is zero even under charging current or stationary overexcitation of the transformer core).

87LQR, 87LQRS, 87LQA, and 87LQAS

The radius (87LQR and 87LQRS) and blocking angle (87LQA and 87LQAS) settings in the normal and extended security modes, when set for in-line transformers, need to meet the required sensitivity of transformer protection. The blocking angle setting may be set in a conservative way (less sensitive) without impacting performance of the element because of the high homogeneity of the negative-sequence network. Such conservative settings allow greater overall communications security for conditions such as current synchronization errors. The ratio setting may be set sensitive (lower) when required because the external fault detection logic secures the function during CT saturation.

Charging Current Compensation Settings With In-Line Transformers

The relay compensates the 87L function for line charging current in applications with in-line transformers. This feature is beneficial when protecting cables and connected transformers. Long high-voltage overhead lines are rarely protected using a combined zone for line and transformer protection.

Refer to *Charging Current Compensation Logic on page 5.69* for general information on configuring the line charging current compensation feature of the 87L function. This section only describes settings that are specific to applications with in-line transformers, and provides a numerical example for better illustration of the setting rules.

In applications with in-line transformers, the voltage source the relay uses to calculate the charging current in real-time may be located on the line-side of the transformer, or on one of the transformer windings not directly connected to the power line. To allow the relay to use the voltage source properly, set the voltage level of the power line and the vector group compensation matrix.

The 87VTCC setting specifies the voltage level of the power line so that the relay can scale the calculated charging current properly taking into account the nominal voltage level of the connected VT. Note that the VT is not necessarily installed on the power line, thus the VT can potentially measure a different voltage level.

The 87CTCCC vector group compensation matrix setting informs the relay about the required compensation for the calculated charging current given the location of the voltage source and the power line with respect to the vector group of the power transformer windings.

Detailed Description of Settings

87VTCC

This setting specifies the nominal phase-to-phase power line voltage level, in kV. This value is set identically for all relays of a given 87L scheme. The relay uses this value to calculate the internal tap values for the calculated line charging current as follows.

$$87TAPCC = \frac{87MV(A \bullet PTR(87LINEV) \bullet VNOM(87LINEV))}{\sqrt{3} \bullet 87VTCC^2 \bullet CTR_LOC}$$

Equation 5.38

where:

PTR is the ratio of the potential transformer,

VNOM is the nominal secondary voltage of the potential transformer,

87LINEV is the relay voltage terminal (Y or Z) selected for the 87L voltage-related functionality,

CTR_LOC is the CT ratio of the relay (higher of the two ratios if both the W and X relay current input terminals configured for the 87L function).

You can access the value of the tap coefficient for the charging current as a read-only setting to aid testing and troubleshooting, if required.

87CTCCC

This setting specifies the transformer winding compensation matrix (0–12) required for the calculated charging current given the location of the voltage source (Y or Z relay voltage terminal as specified by the 87LINEV setting) and the power line, in relation to the transformer windings.

To select this setting correctly, choose the compensation matrix that is appropriate for the transformer winding (vector group) to which the voltage source the 87LINEV setting specifies, connects.

Example 5.4

Consider a sample system shown in *Figure 5.44* and assume further the line positive-sequence susceptance of 1.7 mS primary, and PT ratios of 2160 at Relays 1 and 2, and PT ratio of 1150 at Relay 3.

Note that the unit of the 87CCB1 setting is secondary mS, therefore:

- At Relay 1, you must enter 1.7 mS • 2160/(max(1000/5,1000/5)) = 18.36 mS.
- At Relay 2, you must enter 1.7 mS • 2160/(max(1200/5,1200/5)) = 15.30 mS.
- At Relay 3, you must enter 1.7 mS • 1150/(1000/5) = 9.78 mS.

The 87VTCC setting specifies the voltage of the power line, therefore 87VTCC = 240 kV at all three relays.

The relays calculate (see *Equation 5.3*) and apply the following taps to bring the calculated charging current to the 1 pu base quantity (1 pu is the transformer nominal current):

- Relay 1 uses 87TAPCC = 5.196.
- Relay 2 uses 87TAPCC = 4.330.
- Relay 3 uses 87TAPCC = 1.591.

Relays 1 and 2 have their 87LINEV voltage sources connected to the wye-winding of the in-line transformer. As a result, the calculated charging currents should undergo the same transformation as the physical currents measured at this winding. Therefore, set 87CTCCC = 1 for this example (the same as for the W and X currents of the two relays).

Relay 3 has its 87LINEV voltage source connected to the delta-winding of the in-line transformer. As a result, the calculated charging currents should undergo the same transformation (phase shift) as the physical current measured at this winding. Having set 87CTCCC = 1 in Relays 1 and 2, set 87CTCCC = 0 in Relay 3.

Assume now a similar application in which Relay 3 has the 87LINEV source having a ratio of 2100 connected on the line-side of the transformer.

In this case you will enter 87CCB1 = 1.7 mS • 2100/(1000/5) = 17.85 mS and the relay will apply a tap of 87TAPCC = 2.406 (see *Equation 5.3*). The proper vector group compensation matrix will be 87CTCCC = 1.

Additional considerations for charging current compensation with in-line transformers are as follows.

- The compensation is more accurate and the settings are more straightforward if the voltage sources used by the 87L function (87LINEV) are installed on the line-side of the in-line transformer. This avoids errors in voltages as a result of the voltage drop across the transformer and the impact of magnetizing and inrush currents.
- When the line-side voltages are used for compensation, the relay correctly measures the zero-sequence line voltage and compensates for the positive-, negative- and zero-sequence components of the charging current. Subsequently, the zero-sequence current is removed as part of the vector group compensation (at least in typical applications from currents of grounded wye and zigzag windings). Still it is recommended to enter the actual value of the 87CCB0 susceptance setting (to benefit the application for internal faults on the line-side of delta-connected windings).
- When the winding side voltages are used for compensation (different than the line voltage), the relay may not correctly measure the true zero-sequence voltage of the line. This is not relevant as the zero-sequence current is subsequently removed from the operating signal as a part of the vector group compensation. Still it is recommended to enter the actual value of the 87CCB0 susceptance setting (to benefit the application for internal faults on the line-side of delta-connected windings).
- Interaction between the line charging current and the shunt nonlinear magnetizing branch of the in-line transformer may alter the nature of the magnetizing inrush and overexcitation currents compared with a typical case when the transformer differential relay measures the magnetizing current only and not the sum of the magnetizing and line charging currents. This phenomenon should be investigated more carefully to ensure the harmonic blocking and/or restraining provided per typical transformer protection principles are adequate for security. Note that the charging current compensation effectively removes the charging current from the current the relay uses to calculate the differential current. With the charging current removed, the differential current now reflects the magnetizing current only.
- The line capacitance may lead to transformer overvoltage conditions for opened or lightly loaded lines terminated with transformers. This needs to be factored in when providing overexcitation protection for the transformer, typically accomplished with overvoltage functions (assuming insignificant variations in system frequency).

87L Watchdog Monitor

The relay incorporates an 87L watchdog monitor that warns users when an 87L element operation was repeatedly avoided by the disturbance detector or if the relay repeatedly receives an 87LDTT bit without an accompanying pickup of the disturbance detector Relay Word bit 87DDL. The 87L watchdog monitor is enabled by the Group SELOGIC setting EWDSEC. This setting is set to 1 by default to enable the monitor; however, it can be set to 0 to be disabled during testing. The watchdog outputs 87ERR1 and 87ERR2 will be inhibited, but, the analog quantities 87WDCT1 and 87WDCT2 will still increment. When testing is completed, it is recommended to reset the counters by issuing the command **COM 87L WD C** at the 2AC access level. The 87L Watchdog Monitor will also be disabled while the relay is in 87 Test Mode (see *Test Mode on page 3.2*).

Undetected corruption of incoming 87L data is the most common cause of 87L element operation without a disturbance detection. The monitor includes two levels for counting 87L operations.

First Level Counter

The first level counts unwarranted 87L pickup operations associated with 87L communications channel impairments. In this case, the disturbance detector did not pick up simultaneously with the 87L element operation, preventing an undesirable 87L trip output.


To alarm for this condition, include 87ALARM in programmable alarm output setting OUT215 as follows:

```
OUT215 := NOT (SALARM OR HALARM OR 87ALARM)
```

After the monitor counts three such instances, it asserts Relay Word bit 87ALARM. If you prefer, you can use calibration level setting 87WDOGA to change the alarm threshold from the default value of 3. The Group setting EWDSEC will not affect the 87ALARM logic.

Upon receiving the alarm, attend to the channel problem and reset the watchdog according to the following description. If you do not address the problem and reset the alarm, the first level counter counts two (default setting) more instances before alarming and asserting Relay Word bit 87ERR1. Assertion of this bit inhibits 87L protection (see *Figure 5.77*). Address the channel impairment that caused the alarms, and use command **COM 87L WD C** to reset the first level counter alarms and reenable 87L protection if necessary. If you prefer a count other than 5 for this second alarm, use calibration level setting 87WDOG1 to change the 87L inhibit threshold from the default value of 5. *Figure 5.50* shows a diagram of the Level 1 watchdog logic.

NOTE: The watchdog analog counters (87WDCT1 and 87WDCT2) can be added to the front panel to aid in testing through the use of Display Points. See *Display Points on page 4.10 in the SEL-400 Series Relays Instruction Manual*.



① See *Figure 5.77*.


Figure 5.50 Level 1 Watchdog Monitor Diagram

Second Level Counter

The second counter level counts unwarranted 87L pickup operations that the relay prevented because no disturbance detector pickup occurred, even if those potential 87L trips were not associated with channel activity. These instances include unforeseen problems internal to the relay. The second level counter alarms by asserting Relay Word bit 87ERR2, which inhibits 87L protection after the counter counts ten such instances (see *Figure 5.69*). The second counter level indicates some internal relay problem, especially if it occurs without the first level counter alarm. First contact SEL to confirm that the relay is healthy, and then reset the second level watchdog counter with command **COM 87L WD C** at

Access Level 2. The calibration level setting 87WDOG2 can be used to change the 87L inhibit threshold from the default value of 10. *Figure 5.51* shows a diagram of the Level 2 watchdog monitor.

NOTE: In firmware R105 and earlier, the Level 2 watchdog counter could only be reset at the calibration access level.



① See *Figure 5.77*.

Figure 5.51 Level 2 Watchdog Monitor Diagram

Table 5.24 87L Watchdog Relay Word Bits

Name	Description
87ALARM	87L watchdog logic alarm (87L operational, user-resettable)
87ERR1	87L watchdog logic Stage 1 operation (channel related issues, 87L inhibited, user-resettable)
87ERR2	87L watchdog logic Stage 2 operation (all issues, 87L inhibited, user-resettable)

For information on channel configuration, monitoring, alarming, and logic see *87L Communication and Timing on page 5.100*.

87L Element Operating Time Curves

Table 5.25 shows operating times for the current line differential elements when using serial communications, and *Table 5.26* shows them when using Ethernet communications. The diagrams show the average operating times (minimum of 12 trials) for each element. Operating times include output contact closure time (high-speed contact outputs). Tests were performed for 1, 2, 4, 8, 10, 12, 15 and 20 multiples of pickup setting. At 20 times the setting, the deviation was 1.2 ms. These tests do not include prefault load current or fault resistance. Operating times are the same for 50 Hz and 60 Hz.

Table 5.25 Current Line Differential Elements Operating Times (Cycles)—Serial Communication

Multiples of Pickup	Phase	Negative-Sequence	Zero-Sequence
1	1.64	1.76	1.78
2	1.23	1.32	1.35
4	0.87	1.01	1.02
8	0.77	0.88	0.90
10	0.75	0.87	0.89
15	0.73	0.87	0.87
20	0.69	0.83	0.83




Figure 5.52 Phase Elements Operating Times—Serial Communication




Figure 5.53 Negative-Sequence Elements Operating Times—Serial Communication




Figure 5.54 Zero-Sequence Elements Operating Times—Serial Communication

Table 5.26 Current Line Differential Operating Times (Cycles)—Ethernet Communication

Multiples of Pickup	Phase	Negative-sequence	Zero-sequence
1	1.79	1.92	1.92
2	1.28	1.61	1.61
4	1.03	1.26	1.26
8	0.82	1.04	1.04
10	0.83	1.07	1.07
15	0.8	0.99	0.99
20	0.76	0.91	0.91




Figure 5.55 Phase Elements Operating Times—Ethernet Communication




Figure 5.56 Negative-Sequence Elements Operating Times—Ethernet Communication




Figure 5.57 Zero-Sequence Elements Operating Times—Ethernet Communication

87L Communication and Timing

This section describes such basic 87L communications channel options and configuration parameters as pinout diagrams and cabling options for electrical interfaces, back-to-back relay connections, relay-to-multiplexer connections, grounding and shielding, communications clock selection and data sampling configurations, power budgeting for fiber-based communications, basic channel addressing to prevent accidental loopback and cross-connections of relays.

General

In a line current differential application the physical distance between line terminals necessitates a distributed implementation where the individual relays are located at each line terminal. A communications network is required to allow the

relays to exchange data. The relay supports data exchange with a maximum of three remote relays, allowing it to be applied to two-, three-, and four-terminal lines.

The relay supports two general types of channel for 87L communications: serial and Ethernet. When serial communications are used, a dedicated channel is required between each relay in the zone (presuming that all relays operate as masters). The relay provides the serial interfaces shown in *Table 5.27*.

Table 5.27 87L Serial Interface Options

Data Interface	Medium	Data Rate	Relay Connection	Maximum Point-to-Point Range
EIA-422	Electrical	64 k	DB-25	100 ft
CCITT G.703				
IEEE C37-94	850 nm multimode fiber		ST	2 km
	1300 nm single-mode fiber			15 km
Direct Fiber	1300 nm multimode fiber			30 km
	1300 nm single-mode fiber			80 km
	1550 nm single-mode fiber			120 km

Regarding relay connections, two relays may be connected back-to-back using either a copper or fiber-optic cable. A copper back-to-back connection can be useful for bench testing. However, back-to-back connections in the power system are usually practical only when using a direct-fiber interface because of the large physical separation of the relays.

More typically, the relay is connected to data circuit terminating equipment (DCE) such as an interface converter or multiplexer. These devices are responsible for providing the gain and isolation necessary to exchange data over long distances. The DCE must have the same interface as the relay and have matching configurations.

In a relay current differential application, each relay is designated either as a master or an outstation. A relay is a master if it communicates with all relays making up the zone and independently arrives at a trip decision. A relay is an outstation if it does not communicate with all relays within the zone but does communicate with a master.

An outstation relay does not receive data, but transmits its local data to the master. Because the outstation does not receive data, it cannot independently arrive at a trip decision. Instead, it trips its local breaker(s) when commanded by the master. In two-terminal (serial or Ethernet) and four-terminal (Ethernet only) applications, all relays are designated masters.

In three terminal applications, depending on the availability of channels, all relays may be designated masters or there may be one designated master and two designated slaves. If all relays are designated masters, this application can tolerate the loss of one of the channels. In such a case, the scheme continues to function in the master/outstation application. *Figure 5.58* shows a master/outstation application.




Figure 5.58 EIA-422 Three-Terminal, Master/Outstation Serial Application Using SEL-3094 Interface Converters

Serial channels are not practical in applications where there are more than three relays. Consequently, the relay provides a switched packet Ethernet interface for 87L data exchange. The relay transmits 87L data in the form of a multicast message. Each message is forwarded to all relays on the network that are part of the differential scheme. Therefore, each relay needs a single Ethernet port regardless of the number of relays in the scheme. *Figure 5.59* shows a four-terminal application using SEL ICON multiplexers.




Figure 5.59 Four-Terminal Ethernet Application Using SEL ICON Multiplexers

In a two-terminal application with two available channels, these channels can be used in a redundant mode. The relay reads the remote currents from the primary channel indicated by the 87PCH setting as long as this channel is working and allows high-quality current data alignment. Upon the loss of the primary channel, if the other channel is working or is of better synchronization quality, the relay switches over to the other channel. *Figure 5.60* shows a two-terminal serial application with redundant channels.




Figure 5.60 Two Terminal Serial Application using Redundant Channels

NOTE: The relay can also be ordered with any serial card/Ethernet card combination. However, serial and Ethernet 87L communications are mutually exclusive, i.e., you cannot configure a serial port as a redundant port for an Ethernet port. Vice versa, you cannot configure an Ethernet port as a redundant port for a serial port.

The relay can be ordered with combinations of as many as two of the serial channel interfaces listed in *Table 5.27* for use in hot-standby two-terminal applications or three terminal applications. Each channel interface is independent and separately configured.

Enable 87L Channels

The Enable 87L Channel setting determines the number of relays (terminals) that will be used in the application and which communications ports will be used.

Table 5.28 Enable 87L Channel Settings

Setting	Description	Range		Default
E87CH	Enable 87L Channel	N	Function disabled	N
		2SS	Two-terminal serial application using a single channel	
		2SD	Two-terminal serial application using dual redundant channels	
		3SS	Three-terminal serial application where the local relay is an outstation	
		3SM	Three-terminal serial application where the local relay is a master	
		2E	Two-terminal Ethernet application	
		3E	Three-terminal Ethernet application	
		4E	Four-terminal Ethernet application	

NOTE: If the relay is equipped with an Ethernet card, changing the 87L settings (SET P 87) will cause any active Ethernet sessions to disconnect.

The range of this setting is dynamic and depends on the hardware configuration. For instance, if the relay is equipped with a single serial card and no Ethernet card, then options 2SS and 3SS will be available. If the relay is equipped with two serial cards and no Ethernet card, then options 2SS, 2SD, 3SS and 3SM will be available. If the relay is equipped with an Ethernet card but no serial cards, then options 2E, 3E, and 4E will be available. If the relay is configured with one serial card and an Ethernet card, then options 2SS, 3SS, 2E, 3E, and 4E will be available. If the relay is configured with two serial cards and an Ethernet card, then 2SS, 2SD, 3SS, 3SM, 2E, 3E, and 4E will be available.

If E87CH is set to N, the relay will ignore all data received on the port and not transmit any 87L data over 87L channel.

Serial Interfaces

The following settings apply to serial communications applications.

Use the 87PCH setting to specify the primary channel when the relay has two serial ports.

If a relay has two serial ports in a 2SS or 3SS application, this setting specifies which of the two ports will be used for the 87L function. In a 2SD application, this setting specifies which channel will be used when both channels are healthy (i.e., the primary channel).

Use the ECH1OUT and ECH2OUT settings in a 2SD application to create a user-defined condition to mark a channel as problematic and request a switch over to the other channel. The use of these settings is anticipated only in unusual circumstances.

The transmit and receive address settings are used to ensure that the local relay is exchanging data with the intended remote relay(s). The setting 87TADR specifies the address of the local relay. Each relay in the immediate power system should be set with a unique address. The setting 87R1ADR specifies the expected addresses of the remote relay connected to Port 1 and 87R2ADR specifies the expected addresses of the remote relay connected to Port 2. If the actual address of a remote relay on a particular port does not match the corresponding remote address setting then the 87L function is inhibited.

NOTE: The 87L transmit equations will be located in both the Group and the Port 87 settings, and 87L communications bits will be located in both the Group and Output settings when E87PG = P. However, only the settings in the Port 87 settings are functional. When E87PG = G, the settings in the Port 87 and Output settings will be hidden and only visible in the Group settings. Using ACSELERATOR QuickSet SEL-5030 software will gray out the settings if they are nonfunctional and can help ensure correct implementation of this protocol.

Set the Port 87 setting E87PG = P to use the 87L Port settings, or set the Port setting E87PG = G to use the Group settings to set the 87L transmit equations. Setting E87PG = G will allow the 87L transmit and receive settings and Transmit equations to transfer with a Group Switch when it occurs. In addition, the 87L communications bits will be located in the Group settings if E87PG = G instead of the original location of the Output settings. For more information see *87L MBG Protocol on page 5.110*.

The E87VT setting enables the relay to use the 87L serial channel as a virtual terminal to remotely access a connected SEL-411L. Once this setting is enabled the **PORT BAY1** or **PORT BAY2** commands can be used to set up the virtual terminal (see *PORT on page 9.7*). This setting must be set to Y in both the local and remote relays prior to establishing a virtual terminal connection.

EIA-422 Interface

EIA-422 is an industry standard which describes an electrical interface which uses two balanced pairs, one for transmission and one for reception. A separate ground wire is included and the pairs may be shielded. The interface supplied in a relay is isolated from the chassis to 1500 V rms. Therefore the signal common is also isolated from the chassis, preventing ground loops. To preserve that isolation, ground the cable shield only at the point.

A clock signal is employed to control the transmission and reception of data. There are two clock edges (rising and falling) for each clock cycle. Depending on the particular interface equipment, data may be read either on the rising or falling clock edge.

The DB-25 connector pinout on the relay is shown in *Figure 5.61*, and is per EIA-422. *Figure 5.61* also shows the direction of signal flow for an EIA-422 interface.




Figure 5.61 EIA-422 Typical Connection

Refer to *Table 5.29* for the EIA-422 cable appropriate to your application. All of the cables shown in *Table 5.29* connect the shield at the multiplexer end only.

EIA-422 Clock Settings

The receive clock polarity settings (87RXCE1 and 87RXCE2) indicate the clock edge on which the data should change. Set 87RXCE1 to R if the multiplexer is set to change data on the rising edge of the receive clock (rising edge of signal RXCB on DB-25 pin 9, falling edge of signal RXCA on DB-25 pin 17).

The transmit clock polarity clock settings (87TXCE1 and 87TXCE2) indicate clock sampling edges. For example, set 87TXCE1 = R if the multiplexer is set to sample transmit data on the rising edge of the transmit clock (rising edge of signal TXCB on DB-25 pin 12, falling edge of signal TXCA on DB-25 pin 15).

Table 5.29 EIA-422 Configuration Settings and Cables

Manufacturer	Product	Channel Card	Interface Adapter	DCE Tx/Rx Clock Polarity Setting	Relay Clock Polarity Setting	SEL Cable
SEL	SEL-3094	NA	Interface Adapter	SW3 = A SW4 = A	87TXCE = F, 87RXCE = F	C460
RFL	IMUX	DS561	MA406IA	RXICP = Normal TXICP = Normal	87TXCE = F, 87RXCE = R	C453
RFL	IMUX	DS561	MA408IA	RXICP = Normal TXICP = Normal	87TXCE = F, 87RXCE = R	C452
Pulsar	FOCUS	64k	NA	NA	87TXCE = R, 87RXCE = R	C451
General Electric	JMUX	Nx64 Unit 86464-01	86447-90	Transmit = INT↑ Receive = INT↑	87TXCE = F, 87RXCE = R	C450

Back-to-Back Connections

A clock signal is required to control the transmission and reception of data. *Figure 5.62* shows an example of two relays directly connected via the DB-25 ports, configured for EIA-422 protocol.




Figure 5.62 Back-to-Back EIA-422 Connection

Use the SEL-3094 Interface Converter to supply the required external clock for back-to-back EIA-422 connections, as shown in *Figure 5.63*. Set the relay transmit and receive clock polarity to F (falling) and set the SEL-3094 as shown in *Table 5.30*.




Figure 5.63 Back-to-Back EIA-422 Connection Using the SEL-3094

Table 5.30 SEL-3094 Settings

Dip Switch	Position SEL-3094 (1)	Position SEL-3094 (2)	Function
1	B	B	DCE
2	B	A	B—internal clock, A—external clock
3–10	A	A	All other

CCITT G.703 Codirectional Interface

G.703 is an industry standard which describes an electrical interface for transmitting voice or data over a digital circuit. The codirectional version uses two balanced pairs, one for transmission and one for reception. No clock polarity selections are necessary because the synchronizing clock is embedded within the transmit and receive data streams. The G.703 interface is transformer isolated from the chassis to 1500 V rms. Because each differential pair is transformer isolated, there is no signal common. To prevent ground loops, ground the cable shield only at the multiplexer. Refer to *Table 5.31* for the G.703 cable appropriate to your application. All of those cables connect the shield at the multiplexer end only.

Table 5.31 CCITT G.703 Cables

Manufacturer	Product	Channel Card	Interface Adapter	SEL Cable
SEL	SEL-3094	NA	Interface adapter	C461
RFL	IMUX	DS561	MA408IA	C452

The DB-25 connector pinout on the relay and the direction of signal flow is shown in *Figure 5.64*.




Figure 5.64 CCITT G.703 Typical Connection

Back-to-Back Connections

Figure 5.65 shows an example of two relays, connected back-to-back, configured for G.703 protocol. The G.703 protocol in the relay does not require the use of an external multiplexer, such as an SEL-3094, to provide a timing source for data transfer.




Figure 5.65 Back-to-Back CCITT G.703 Connection

IEEE Standard C37.94 Fiber-Optic Interface

IEEE Standard C37.94 defines a direct relay-to-multiplexer interface over multimode fiber-optic cable. This prevents problems associated with electrical interfaces and provides excellent noise immunity.

The standard defines the data structure and encoding, and also defines the physical interface (ST connector, 850 nm light wavelength, 50 or 62 micron multimode fiber) ensuring that all C37.94 compliant relays interface with all C37.94 compliant multiplexers.

The relay is available with two options that are based on the IEEE C37.94 interface. The first uses the interface as defined by the IEEE standard, i.e., ST connector, 850 nm wavelength, and 50 or 62 μm multimode fiber. The second uses the data structure and encoding defined by C37.94, as well as ST connectors, but uses a 1300 nm wavelength, and 9 μm single-mode fiber. Connect the relay to a C37.94-compliant multiplexer as shown in Figure 3.183.

Figure 5.66 is an example of a typical C37.94, 850/1300 nm connection.




Figure 5.66 C37.94, 850/1300 nm Typical Connection

Timing Source Settings

Make settings 87TIMC1 and/or 87TIMC2 = E at both line terminals to synchronize the transmit data rate to exactly match the receive data rate set by the multiplexer. C37.94 defines several troubleshooting aids, including a Yellow Alarm bit. At present, the relay does not report the status of the receive Yellow Alarm bit. Consult the documentation provided with your multiplexer to determine when and if the multiplexer asserts the Yellow Alarm indicators.

Back-to-Back Connections

For back-to-back connections, set the timing source setting to E in one relay, and I in the other relay. The relay with its timing source 87TIMC = E synchronizes to the relay with setting 87TIMC = I, providing error free operation. The IEEE C37.94 interface is suitable for distances as long as 2 km (850 nm multimode fiber) or 15 km (1300 nm single-mode fiber) either between the relay and the multiplexer or directly between relays. For longer haul direct fiber applications using multimode or single-mode fiber, order the 1300 nm or 1550 nm fiber-optic interfaces described next. Note that direct fiber-optic interfaces do not have the 87TIMC settings. These settings only apply to IEEE C37.94 protocol interfaces. *Figure 5.67* shows an example of a IEEE C37.94 back-to-back connection.




Figure 5.67 C37.94 Back-to-Back Connection

Direct Fiber-Optic Interfaces

NOTE: All fiber-optic interfaces on the relay use eye-safe lasers except for the 1300 nm C37.94 card, which uses an LED.

⚠CAUTION
Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.

The fiber-optic interfaces on the relay use eye-safe lasers and sensitive detectors to achieve 40 dB of system gain. This yields as long as a 80 km link on a pair of 9 micron single-mode fibers at 1300 nm, 30 km on 62.5 micron multimode fibers at 1300 nm, and 120 km link on a pair of 9 micron single-mode fibers at 1550 nm. Even though the 1550 nm direct-fiber interface provided on the relay is eye safe, you should never look into a fiber transmitter or into a fiber conductor. Connect the relays as shown in *Figure 5.67*.

Power Budget Example (1300 nm, 9 Micron Fiber)

⚠WARNING
Do not look into the fiber (laser) ports/connectors.

⚠WARNING
Do not look into the end of an optical cable connected to an optical output.

⚠WARNING
Do not perform any procedures or adjustments that this instruction manual does not describe.

⚠WARNING
During installation, maintenance, or testing of the optical ports, use only test equipment qualified for Class 1 laser products.

⚠WARNING
Incorporated components, such as LEDs, transceivers, and laser emitters, are not user serviceable. Return units to SEL for repair or replacement.

Loss Data	
Connector loss:	0.75 dB per connector
Splice loss (fusion):	0.3 dB per splice
Distance between splices:	3 km
Fiber loss @ 1300 nm:	0.4 dB per km
Losses (66 km line)	
Connector loss (4 connectors):	3.0 dB
Splice loss (23 splices):	6.9 dB
Fiber loss (66 km):	26.4 dB
Total losses:	36.3 dB
Budget	
Relay 1300 nm fiber interface system gain:	40.0 dB
Minus total losses:	–36.3 dB
Margin:	3.7 dB

Power Budget Example (1550 nm Fiber)

Loss Data	
Connector loss:	0.3 dB per connector
Splice loss (fusion):	0.1 dB per splice
Distance between splices:	5 km
Fiber loss @ 1300 nm:	0.3 dB per km
Losses (110 km line)	
Connector loss (2 connectors):	0.6 dB
Splice loss (23 splices):	2.3 dB
Fiber loss (110 km):	33.0 dB
Total losses:	35.9 dB
Budget	
Relay 1550 nm fiber interface system gain:	40.0 dB
Total losses:	–35.9 dB
Margin:	4.1 dB

87L MBG Protocol

The 87L MBG protocol selection allows the user to move the 87L transmit equations to the Group settings for more flexibility. Using the 87L MBG protocol will allow the 87L transmit equations to transfer with a Group Settings switch when it occurs.

To enable the 87L MBG protocol, set the 87L Port setting E87PG = G to move the 87L transmit and 87L communications bits to the Group Settings. The transmit and receive address as well as the communications bits will now be available in Group settings.

The 87L MBG protocol is only available for 87L of serial communication. This protocol is not supported for 87L over Ethernet (E87CH = 2E, 3E, 4E).

Ethernet Interface

Port Pairs 5A and 5B or 5C and 5D on the optional E4 Ethernet card may be configured for 87L communications. The relay supports the physical layers shown in *Table 5.32*. Note that the E4 card comes standard with two ports.

Table 5.32 Ethernet Interface Options

Physical Layer	Medium	Connector
10/100BASE-T	Cat 5 cable (category 5 twisted-pair)	RJ45
100BASE-FX	Multimode fiber-optic cable	LC




Figure 5.68 Typical Ethernet Connections

If two Ethernet networks are available, Port 5A or 5C is the primary port and Port 5B or 5D is the secondary port. The relay will communicate on the primary port as long as this channel is healthy. If the primary channel fails, then the relay will communicate on the other port.

Figure 5.69 shows an example of a relay connected to a redundant Ethernet network.




Figure 5.69 Redundant Ethernet Connection

Ethernet MAC Address Settings

When using Ethernet the relay uses MAC addresses to identify the relays that make up the 87L zone. These settings are similar to the serial address settings described in the section on serial communications. They are used to ensure that the local relay is exchanging data with the intended remote relay(s). The setting 87LTMAC specifies the address of the local relay. The settings 87LMAC1, 87LMAC2, and 87LMAC3 specify the expected addresses of the remote relay(s). If relays with these addresses do not exist on the network then the 87L function is inhibited.

Shared Ethernet Network

It is recommended that when using Ethernet for 87L communications the SEL ICON multiplexor be used to interconnect the relays making up the zone. Each Ethernet port on the SEL ICON can be assigned to a unique Ethernet network within a SONET system. This allows each 87L zone to be connected to a dedicated LAN.

When using third party communications equipment it may be necessary for the relay to share a network with other traffic. In this case the network must be designed to ensure that 87L packets are not dropped and channel latency is minimized. This may entail prohibiting certain types of Ethernet traffic such as voice or video. *Figure 5.70* shows an example of a shared Ethernet connection.




Figure 5.70 Shared Ethernet Connection

Ethernet VLAN Settings

The relay supports VLAN Tagging according to IEEE 802.1Q. VLAN tagging allows a single physical network to be segregated into multiple independent logical networks. Choose a unique VLAN tag for 87L traffic. Each of the relays that make up the zone must have the same VLAN tag. It is preferable that each 87L zone uses a separate VLAN tag.

The relay supports Ethernet priority according to IEEE 802.1p. This feature ensures that high priority data will be transmitted ahead of lower priority data, minimizing latency and reducing the possibility of a dropped packet. Within an Ethernet network that carries mixed traffic, 87L traffic should be assigned the highest priority (7). In addition, all other traffic should be assigned a lower priority.

SEL Recommended Network Topologies

You can use either serial or Ethernet communications for current differential protection. However, the non-deterministic nature of Ethernet communications can affect network dependability (on-time delivery of traffic), causing current differential protection to be unavailable. Because network dependability is crucial for protection applications in general, and for current differential protection in particular, the network topology must ensure dependable Ethernet traffic. Therefore, if you choose Ethernet communications, SEL recommends the following two practices:

1. Dedicated Ethernet packets transported over SONET channels by SEL integrated communications optical networks (ICON)
2. A dedicated Ethernet network engineered to provide appropriate bandwidth, traffic congestion control, and acceptable latency

Appropriate Bandwidth

Each Ethernet 87L packet is 544 bits, plus 152 bits for the preamble and frame gap overhead for a total of 696 bits. Relays send Ethernet packets every 4 ms. Ignoring jitter (see *Acceptable Latency and Jitter on page 5.113*), the relay allows a deviation of 0.1 ms from the expected time interval between packets (4 ms). This means that the network must be able to send the complete frame, including the preamble and frame gap overhead, in 0.1 ms. With this in mind, calculate the Ethernet packet bandwidth as follows:

Bandwidth = 696 bits/0.0001 seconds = 6.96 Mbps. If the application requires four relays, the total bandwidth is 6.96 • 4 = 27.84 Mbps. Although networks with lower bandwidth are possible, SEL strongly recommends that you select the 100 Mbps bandwidth for the following reasons:

- A network with a lower bandwidth may perform satisfactorily for a period of time. However, as networks change over time, more traffic may inadvertently be routed through the switches in the network. This may cause buffering that can result in the 87L traffic jitter exceeding limits established by the relay design and configuration. Excessive buffering may cause lost packets. Because the 87L protection is lost for a minimum of two cycles (see *Table 5.33*) when the jitter is high or packets are lost, higher bandwidth maximizes 87L protection availability.
- For long power lines using fiber-optic communication, each hop introduces a time delay which increases the operating time of the protection. While choosing the 100 Mbps bandwidth does not reduce the number of hops, it provides more bandwidth to reduce the effect of delays caused by hops in the network.
- The 100 Mbps bandwidth minimizes packet delay resulting from priority issues in switches (also see *Traffic Congestion Control on page 5.114*). Although VLAN tagging and Priority Tagging Class of Service can be used to segment and prioritize 87L traffic, buffering can still be a problem. Because 87L traffic from all relays is set to the highest priority, all line current differential packets are treated with equal priority, which means that these packets may still be buffered if the bandwidth is not adequate.

Acceptable Latency and Jitter

Latency, or channel delay, is defined as the one-way measurement of the time from the remote relay sending a packet to the local relay receiving the packet. The differential element can operate with a constant latency of as much as 50 ms, but a channel delay results in an equivalent delay in tripping time. For every millisecond of latency, the relay receives the packets one millisecond later and relay operating time is one millisecond slower.

NOTE: Select non-zero value of 87ETHJT only when necessary to force the relays to tolerate high network jitter.

NOTE: Use the COM 87L report Maximum Receive Delay and Receive Delay Histogram to determine the variation in your network latency to assist in selection of the 87ETHJT setting value. SEL suggests you hook the SEL-411L Relays up to the chosen network and let them sit for a 24-hour period to get a good sample size of data for the COM 87L report.

Because channel delay is a function of a particular network, the relay calculates the channel delay time and adjusts the expected arrival time of Ethernet packets from each remote relay. Once the relay establishes the channel delay time, it must receive packets from all remote relays within this time frame.

The channel delay time is an arbitrary reference time and, if less than 50 ms, does not affect relay algorithms. Jitter (slight variations in the channel delay time), however, can cause the differential elements to be disabled. As mentioned in *Appropriate Bandwidth on page 5.113*, the differential element is designed for Ethernet packets to arrive every 4 ms (plus 0.1 ms tolerance), but jitter can cause the packets to arrive either earlier or later than expected. Use the 87ETHJT Port

87 setting to extend the maximum jitter which the relay will tolerate. At the maximum 87ETHJT setting of 3.5 ms, the maximum expected packet arrival is 7.6 ms (4 ms + 0.1 ms + 3.5 ms = 7.6 ms). If network conditions such as buffering causes a packet delay longer than 4.1 ms plus the 87ETHJT setting, the relay declares the packet lost. When a packet is lost, the 87L elements are disabled for a minimum of two cycles.

Note that 87L trip time is increased by the time selected for the 87ETHJT setting. Select non-zero values of 87ETHJT only when necessary to force the relays to tolerate high network jitter.

Traffic Congestion Control

When Ethernet packets are transmitted, they leave the egress port in sequence, and only upon the completed transmission of the previous packet. Therefore, when two or more Ethernet packets compete for a network path, such as to egress the port of a switch, the packet(s) not being transmitted is buffered in the switch. If the buffered packets exceed the port's capacity, the buffering depth increases, and eventually packets may be discarded. When the switch discards an 87L packet, relay logic detects this as a lost packet, causing the 87L function to be unavailable for a minimum of two cycles (see *Table 5.33*).

SEL recommends that strict traffic congestion control engineering be applied to networks transporting 87L protection traffic. The focus for this engineering is to make sure the available link bandwidth and network appliance backplane bandwidth exceeds the required summation of all 87L traffic bandwidth and the overall latency of the network is less than 50 ms.

The relay complies with IEEE 802.1Q. Use the 87LVLAN setting to create a protection broadcast domain and limit the 87L traffic to this domain. For this protection broadcast domain, set the 87LPRI to 7 to assign 87L traffic the highest priority.

Dedicated Ethernet Carried Over SONET by SEL ICONs

NOTE: When you design a network using SEL ICONs, be sure that all relays that protect the line receive their respective IRIG-B time signals from the line modules of the ICON. Do not provide IRIG-B signals from a different clock to any of the relays.

In the following discussions the term "dedicated" means that the network carries no traffic (SCADA, video, etc.) other than 87L traffic.

Figure 5.71 shows an example of an Ethernet-over-TDM system that uses SEL ICONs. This system combines the advantages of a packet-based communications system with the deterministic timing advantages of a TDM system. For more information on the advantages of this topology, see the paper Merging SONET and Ethernet Communications for Power System Applications available from the SEL website at selinc.com.

The SEL ICON supports a minimum of eight Ethernet ports. *Figure 5.71* shows an example of a station with eight lines, all with current differential protection. You can use the ICON for optimum SONET performance, allocate a single STS1 for the SONET bandwidth to transport Ethernet current differential data over the SONET network.

Notice the IRIG-B inputs; selecting Ethernet communications for current differential protection traffic requires that the relays be time synchronized. With a satellite-synchronized network clock, such as the SEL-2488, connected to the SEL ICON, the SEL ICON can distribute time to all eight SEL-411L relays at Station A.




Figure 5.71 Line Module of a Single ICON for Transporting Current Differential Data of Eight Relays to the SONET Network

For more information on the ICON, please visit our website at selinc.com.

Dedicated Ethernet Network Engineered to Provide Appropriate Bandwidth, Traffic Congestion Control, and Acceptable Latency

In the following discussions the term “dedicated” means that the network carries no traffic (SCADA, video, etc.) other than the 87L traffic. "Managed switch" refers to an Ethernet switch which provides the ability to configure the switch to prioritize traffic, which may involve factors such as VLAN settings, root bridge selection (bridge priority settings), port priority settings and port path cost settings.

Figure 5.72 shows an example of an engineered redundant network topology with star configuration and engineered switches. This architecture eliminates single point of failure at the relay Ethernet interface, local switch interface, local switch, and any of the cabling.




Figure 5.72 Isolated Redundant Network Topology With Star Configuration and a Ring Topology With Dedicated, Managed Switches Between Substations

Figure 5.73 shows a redundant ring-connected topology connected in failover mode. This topology also requires managed switches with rapid spanning tree protocol (RSTP) to support redundancy. The redundant connections provide you the benefit of being able to connect each SEL-411L Ethernet port to an individual switch.




Figure 5.73 Redundant Isolated Ring-Connected Network With Dedicated, Managed Switches

Figure 5.74 shows an alternative ring-connected topology. This architecture reduces cables and switches but loses redundancy in the local switch. With a ring topology, you need managed switches with appropriate settings enabled, such as RSTP provides.




Figure 5.74 Isolated Ring-Connected Network With Dedicated, Managed Switches

Figure 5.75 shows an example of an engineered network topology with star configuration. While the simplest of the topologies, it exhibits a single point of failure design.




Figure 5.75 Isolated, Star-Connected Network With Managed or Unmanaged Switches

Table 5.33 provides a cause and effect table that correlates network performance with 87L performance. Network performance is defined in terms of various network issues and 87L performance is defined in terms of 87L element availability. Note that in many cases the failure mode is not unique to Ethernet communications and the 87L will have the same response when using a serial communications channel.

Table 5.33 Impact of Network Performance on 87L Protection

Cause	Detection Method	Limit	87L Recovery Time
Lost packets	A packet timer starts when a packet is received and resets when new packet is received. If timer is not reset within required time, a lost packet is declared.	No tolerance. One lost packet causes 87L unavailability.	Two cycles after the relay receives the first new packet.
Corrupt packets	BCH and CRC and two different parity checks.	No tolerance. One corrupt packet causes 87L unavailability.	Two cycles after receipt of first uncorrupted packet.
Duplicate packets	Checks sequence number (SNTX) of each packet.	No effect—relay ignores duplicate packets.	N/A (relay is unaffected)
Excessive time difference between received packets	Jitter[a] variation in channel delay. The relay expects a new sample every 1/16th of a power system cycle. If no data are available when expected, a failure is declared.	Jitter threshold established by the 87ETHJT setting.	Two cycles after receipt of next packet within the tolerable jitter threshold.
Out-of-sequence packets	Checks sequence (SNTX) number of each packet.	No tolerance. One out-of-sequence packet causes 87L unavailability.	Two cycles after receipt of first packet with sequentially incremented sequence number.
Excessive channel delay[b]	N/A	50 ms	There is no recovery. The relay cannot check for this condition. If 87L data are delayed longer than 50 ms, the relay may misoperate.

[a] Jitter = variation in the expected packet arrival time from the remote terminal.

[b] Channel delay time = the total delay from the time the packet is transmitted to the time the packet is received. Channel delay is not the time delay between two consecutive packets. The channel delay time must be added to the specified trip speed of the 87L elements.

87L Channel Configuration, Alarming, and Logic

NOTE: To ensure proper communication and protection, please refer to the firmware compatibility in Table A.2.

This subsection describes how to control overall 87L function behavior through use of advanced channel configuration options, channel monitoring and alarming features, and several essential logic schemes that respond to the real-time status of the 87L channels and external timing sources.

The subsection begins with a description of 87L function enable and blocking logic and the use of general 87L application configuration settings. It then provides definitions of active and required channels. This can be helpful in understanding use of 87L communications at any given time according to relay ordering options and available 87L communications ports, overall configuration of the 87L function, impact of the stub bus condition, and such present status of the 87L channels as channel failure or loss of synchronization. *Section 4: Front-Panel Operations* describes the channel monitoring and alarming operations.

The subsection describes logic schemes that respond to channel and timing source conditions and which control the 87L function in the following fundamental ways:

- Channel alarm logic
- Logic determining quality and method of 87L data synchronization
- Channel switchover logic for two-terminal applications over redundant serial channels
- Fallback logic for unavailable or degraded external time sources when used by the 87L function
- Logic determining the master, outstation, and loss of 87L protection status

87L Enable and Blocking Logic

Set up the 87L function by configuring the general 87L application, enabling the 87L function, and enabling individual sequence differential elements.

The E87CH setting configures the 87L communications scheme by specifying the number of relay terminals (2, 3, or 4), the type of communications channels (serial or Ethernet), and the master/outstation role, if applicable. If the E87CH is set to N, the scheme cannot operate (see *Figure 5.76*).

NOTE: To enable the overall 87L line current differential protection, be sure to set all of the following:

1) Set Port 87 setting E87CH to the appropriate setting (2SS, 2SD, 3SS, 3SM, 2E, 3E, or 4E).

2) Group setting E87L = Y.

3) Push front-panel pushbutton **87L Enable**.

The E87L group setting enables the 87L function as a protection element. The 87L element must be enabled in each of the relays to fully configure the 87L scheme. Setting E87L to Y makes all three sequence differential elements (phase, negative-sequence, and zero-sequence) available. However, further control of each of these elements is possible through the use of their pickup settings (87LPP, 87LQP, and 87LGP) for phase, negative-sequence, and ground differential, respectively.

Setting the pickup threshold setting (87LPP, 87LQP, 87LGP) to OFF disables a given element, even if E87L is set to Y.

Note that the values of the E87L, E87CH, 87LPP, 87LQP, and 87LGP settings are not distributed within the 87L scheme; the settings remain local to a given relay. As a result, you must enter these settings individually in each relay within a given 87L scheme. Typically, you would apply the same settings values in all relays, with the exception of the E87CH setting. This setting can differ in three-terminal applications (3SM master versus 3SS outstation configuration).

In the outstation relays, the E87L must be enabled and the E87CH setting configured properly to initiate transmission of data to the relay master as well as reception of 87DTT transfer tripping from the relay master. The 87LPP, 87LQP, and 87LGP settings are irrelevant in the outstation relays, because the outstation relays do not use currents to run the 87L function.




Figure 5.76 Enable Logic for the 87L Data Transmission and Differential Elements

Figure 5.77 shows the blocking logic for the 87L function. Several conditions drive the local blocking action that the 87BLKL Relay Word bit signals. These include relay software and hardware alarms (HALARM Relay Word bit), two 87L watchdog logic-asserted alarms (87ERR1 and 87ERR2 Relay Word bits (see *87L Watchdog Monitor on page 5.95* for more details), a blocking action from the time fallback Mode 1 logic (see *87L Time Fallback Logic on page 5.131*), and the user-programmable SELOGIC control equation, 87BLOCK.

The BLOCK bit embedded in the 87L packets distributes local block condition for the 87L function (87BLKL) to all other relays of the 87L scheme.

If the blocking bit arrives on the required channel (87CHpRQ asserted, see *87L Active and Required Channel Logic on page 5.120*), it drives the 87BLK Relay Word bit in the same way as the local blocking action 87BLKL.

Consequently, the scheme automatically distributes 87L blocking action to all relay terminals. Blocking of one terminal blocks all remote 87L elements as well.




Figure 5.77 Blocking Logic for the 87L Function

Table 5.34 87L Blocking Relay Word Bits

Name	Description
87BLK	87L function is blocked locally or remotely
87BLKL	87L function is blocked locally

The 87BLK and 87BLKL Relay Word bits are useful in troubleshooting the 87L function. If 87BLKL is asserted, the block is caused in the relay that the user is communicating with. If 87BLK is asserted but 87BLKL is not, it means the block for the 87L function is occurring in one of the remote relays.

87L Active and Required Channel Logic

In general, the 87L function of the relay can use a dynamically changing set of communications channels. This variability results from extra 87L communications ports you order with a given relay (you order two serial ports, for example, but need only one for a given application), the needs of the 87L function according to your configuration, stub bus condition (in which remote data are not used), and from advanced concepts related to data synchronization that we explain later in this section.

To better explain relay logic and aid testing, we have made available two Relay Word bits for signaling usage of a given 87L channel at any given time. These Relay Word bits describe the active and required status of any given 87L channel.

"Active" refers either to a permanently used channel or to one that can be used without any delay as a hot stand-by channel or when exiting a stub bus condition. Therefore, the relay transmits continually on all active channels as soon as you enable the 87L function and configure it with the associated settings, as *87L Enable and Blocking Logic on page 5.118* explains. The relay also constantly monitors and alarms on all active channels.

In 87L applications over Ethernet, "channel" refers to Ethernet connectivity to a given remote relay. All relays work as masters in applications over Ethernet. Therefore, in the N-terminal application over Ethernet, channels 1 through N-1 are active.

The 87CHpAC Relay Word bits flag active channels. The variable *p* refers to the *p*-th channel. Consider the variable an abstract with which we can associate channel measurements, alarms, data synchronization method, status, and other conditions. All Relay Word bits and analog measurements associated with the *p*-th channel contain this enumeration in their names.

Table 5.35 explains the logic driving the 87CH*p*AC Relay Word bits.

For example, in the 2SS application (a two-terminal application with a single serial channel) enabled in a relay with two serial ports, the 87PCH setting dictates which of the two available channels is active. In the 2SD application (a two-terminal application with redundant serial channels), both channels are active, regardless of which port the user indicates as primary (i.e., without considering the 87PCH setting).

Table 5.35 Active 87L Channels as Determined by the Relay Part Number and the E87CH and 87PCH Settings

Setting E87CH	Relay Part Number	Setting 87PCH	Relay Word Bits		
			87CH1AC	87CH2AC	87CH3AC
2SS or 3SS	Single 87L port in Bay 1	Hidden and defaulted to 1	1		
	Single 87L port in Bay 2	Hidden and defaulted to 2		1	
	Two 87L serial ports in Bays 1 and 2	1	1		
		2		1	
2SD		1 or 2	1	1	
3SM		Hidden	1	1	
2E	Ethernet card in Bay 5	Hidden	1		
3E		Hidden	1	1	
4E		Hidden	1	1	1

At any given time, an active channel may or may not be required. Whether we can consider an active channel to be required depends upon usage of the remote current data for protection in the master mode.

The 87CH*p*RQ Relay Word bit flags the requirement for the p-th channel. These bits assert as follows.

In the 3SS outstation application, no active channels are required. In any application over Ethernet (2E, 3E, or 4E) all active channels are required in the absence of a stub bus condition assertion (ESTUB Relay Word bit). Under the stub bus condition, no channels are required; the 87L zone only extends to the opened line disconnect switch and, therefore, includes local currents only.

Figure 5.78 and *Figure 5.79* cover other, more complex, applications.

Figure 5.78 applies to the 2SS and 3SM 87L configurations. The relay selects active channels per *Table 5.35* and uses the 87CH*p*AC Relay Word bits to signal its selection. The active channel(s) in this application remains required (87CH*p*RQ asserted) as long as the relay is not in the stub bus configuration.

For example, assume E87CH = 3SM (three-terminal master application over serial channels). Both channels are active (87CH1AC = 87CH2AC = 1). Both channels are required (87CH1RQ = 87CH2RQ = 1) as long as the stub bus condition is not present (ESTUB deasserted), or the relay is not in single-ended test mode (87TESTT = S) and the characteristic is under test (87CHART asserted).




Figure 5.78 87CHpRQ Logic for the 2SS and 3SM 87L Configurations

Figure 5.79 applies to the 2SD configuration. Both channels are active, facilitating instantaneous switchover upon a channel failure.

If you select the first channel as primary (87PCH = 1), Channel 1 is required if the switchover logic requests no channel switchover (87HSB Relay Word bit deasserted, see *87L Standby Channel Switchover Logic on page 5.129*) and Channel 2 is required if the switchover logic calls for switching to the standby channel (87HSB asserted).

If you select the second channel as primary (87PCH = 2), Channel 2 is required if the switchover logic requests no channel switchover (87HSB Relay Word bit deasserted) and Channel 1 is required if the switchover logic calls for switching to the standby channel (87HSB asserted).

Neither of the two channels is required in the stub bus condition, or under certain testing conditions as explained previously.




Figure 5.79 87CHpRQ Logic for the 2SD 87L Configuration

Use the 87CH*p*AC and 87CH*p*RQ Relay Word bits when testing or when developing custom 87L alarm logic. These Relay Word bits are inputs to many relay logic diagrams. An understanding of the concepts of active and required channels is therefore beneficial for comprehending the remainder of this section and other sections in this manual.

Table 5.36 Active and Required Channel Relay Word Bits

Name	Description
87CH1AC	87L Channel 1 is active
87CH2AC	87L Channel 2 is active
87CH3AC	87L Channel 3 is active (Ethernet only)
87CH1RQ	87L Channel 1 is required for the current-based 87L elements
87CH2RQ	87L Channel 2 is required for the current-based 87L elements
87CH3RQ	87L Channel 3 is required for the current-based 87L elements (Ethernet only)

87L Channel Synchronization Logic and Status

NOTE: To ensure proper communication and protection, please refer to the firmware compatibility in *Table A.2*.

This section explains settings and associated operating and status logic for 87L data synchronization.

We first provide details regarding clock offset calculations for the channel-based synchronization method and other auxiliary usage such as channel monitoring and alarming or when engaging time fallback logic in external time-based data synchronization.

We then provide details for the estimation of time quality for the external time-based synchronization method and other auxiliary usage such as channel monitoring and alarming.

Finally, the section describes logic schemes that drive the method of data synchronization and indicate the status and estimated accuracy of synchronization. User settings determine the method of synchronization, but this method can change dynamically in the external time-based synchronization mode according to the time fallback method in effect.

Synchronization accuracy helps control sensitivity of the 87L function and supervises the multi-ended fault location algorithm.

Clock Offset Calculations

The relay measures clock offset with respect to the remote relays connected on each of its active serial channels (channels with 87CH*p*AC Relay Word bits asserted). The *87L Theory of Operation on page 5.2* describes the principle of the clock offset measurement, which is based on the well-known ping-pong algorithm.

The relay performs clock offset measurement on each serial channel individually, regardless of the data synchronization method in effect for the channel. If you use the channel-based method, the relay applies the measured channel offset to align the data. Otherwise, the measured clock offset remains an auxiliary value that the relay uses for other purposes, as this section explains in following texts.

The raw clock offset calculations the *87L Theory of Operation on page 5.2* describes yield a stream of measurements with finite accuracy. Some errors are the result of the following:

- Finite resolution of time quantity inputs to calculations.
- Channel variability such as small-channel asymmetry as various phase locked loops (PLLs) in the communications system swing around their equilibriums.
- Raw clock offset values missing because of lost packets.
- Grossly inaccurate results in raw clock offset calculations upon channel switching that can have short lived (few tens of ms) but considerable asymmetry.

The relay therefore checks these raw measurements for basic consistency and averages these measurement values, before it can use these values for data alignment and other applications.

When averaging raw clock offset measurements, the relay tracks the number of data points it actually used for past averaging and declares the quality of the calculated clock offset according to that count.

The relay declares coarse clock offset accuracy by asserting the 87CH*p*CL Relay Word bit after receiving and averaging about 100 ms of 87L communications packets.

The relay declares high-precision clock offset accuracy by asserting the 87CH*p*CH Relay Word bit after receiving and averaging about 1 second of 87L communications packets. The two Relay Word bits 87CH*p*CL and 87CH*p*CH are mutually exclusive—the 87CH*p*CL deasserts when the relay asserts the 87CH*p*CH Relay Word bit, to signal that it has reached the high-precision clock offset measurement.

On turn on or after re-establishing communications over a given 87L channel, the relay restarts the averaging filter. After about 100 ms, the clock offset measurement becomes available with a coarse accuracy (87CH*p*CL asserts). After about a second, the relay declares that it has obtained a high-accuracy clock offset measurement (87CH*p*CH asserts). The filtered clock offset for the *p*-th active channel is labeled 87CH*p*TOFF.

If we use the averaged clock offset for data alignment in the channel-based synchronization mode, the relay applies the extended security alpha plane settings if the quality of synchronization is coarse. It switches to regular settings only after it obtains high-precision clock offset measurements (see *87L Differential Elements on page 5.29*).

Table 5.37 Clock Offset Calculation Quality Relay Word Bits

Name	Description
87CH1CL	Coarse quality of clock offset measurement for the 87L serial Channel 1
87CH2CL	Coarse quality of clock offset measurement for the 87L serial Channel 2
87CH1CH	High precision of clock offset measurement for the 87L serial Channel 1
87CH2CH	High precision of clock offset measurement for the 87L serial Channel 2

Time Quality Assessment for Usage in the 87L Function

The relay monitors internal time quality to supervise 87L data synchronization in the external time-based mode and other measurements related to 87L channel monitoring for which there must be absolute time available at both relays working over a given 87L channel.

The relay provides several time quality status bits related to application of synchrophasors, time stamping for relay records, and general time-keeping functionality (see *Time Quality Indications on page 11.5 in the SEL-400 Series Relays Instruction Manual*). The relay provides a separate status bit, 87TOK, to monitor time quality specifically for the 87L function according to alpha plane operating characteristic tolerance for data synchronization errors.

The 87L function uses internal relay time for data alignment. This internal time, in turn, is phase locked to the time source connected via the IRIG-B or PTP input. The 87TOK logic monitors the following aspects if connected to IRIG-B.

- Integrity of the IRIG-B signal in terms of type of connection (BNC), jitter, etc.
- Accuracy of the time source the clock itself reports via the time quality bits embedded in the IRIG-B signal, per IEEE 1344 and IEEE C37.118 standards.
- Global setting, IRIGC = C37.118.
- Accuracy of the lock between the internal time and the external time source.
- Possible drift of the internal clock after temporary loss of the time source, as a function of time since loss of or inability to use the IRIG-B signal.

If the relay is receiving time from PTP only, the 87TOK logic monitors the following aspects:

- Integrity of the PTP signal in terms of being Time traceable.
- Accuracy of the PTP time source clock reports via the time quality bits embedded in the PTP signal, per IEEE 1588 and IEEE C37.238.
- Port 5 setting, PTPPRO = C37.238.

If both IRIG-B and PTP are connected, IRIG-B will be given priority to drive the internal clock and in turn the relay time that is used for data alignment. Based on the previously listed factors, the relay calculates the worst-case time error at any given time. It then applies factory-selected thresholds and timers to assert and deassert the 87TOK Relay Word bit in response to the time error estimate.

The 87TOK Relay Word bit asserts if the total worst-case time error is less than about 25 microseconds for 250 ms. When asserted, the 87TOK status bit deasserts if the worst-case error exceeds about 500 microseconds. The later threshold corresponds to less than 10 electrical degrees at 60 Hz, or 20 degrees, if we

assume the worst-case errors in opposite directions in the two relays working over the 87L channel. We can consider this threshold secure, given the minimum setting range of the blocking angle setting for the alpha plane.

When asserted, the 87TOK bit may deassert in the following cases.

- The IRIG-B or PTP connection is lost or heavily impaired. In this scenario, the relay maintains its internal clock, but it drifts eventually from the true time if the IRIG-B or PTP connection is not re-established. When the IRIG-B signal is locked, the relay uses the IRIG signal to calibrate the internal time-keeping subsystem, so drift after loss of the IRIG-B signal is limited to less than about 15 ppm (15 microseconds / s), allowing for a relatively long ride through given the 87TOK dropout threshold of about 500 microseconds.
- The external time source lost connection with its time reference (such as a GPS clock that loses its lock on satellites) and reports possible error in its time output via the time quality bits.
- A combination of previously listed factors.

In any case, the 87TOK signifies the worst-case possible timing error. When this status bit is asserted, the relay can use local time safely for 87L protection and 87L channel monitoring and alarming functions.

Use a high-quality time source for 87L applications. The source must report its own quality via the embedded time quality bits. *87L Communication and Timing on page 5.100* provides application guidelines for engineering the time distribution network, including for the 87L applications. Check the 87TOK status bit to confirm that the relay can establish accurate time when connected to a time source intended for the 87L application.

Meaningful applications of time for a given 87L channel require precise time in both relays that communicate over the channel. Therefore, the 87L data packet includes the 87TOK bit (as an external time locked (ETL) data item) to inform peer relays about validity of the local time. Time-based calculations receive subsequent supervision from the 87TOK bit in the local relay and the ETL bit from the remote relay.

Table 5.38 87L Absolute Time Quality Relay Word Bit

Name	Description
87TOK	Local relay time valid for the 87L function and related 87L applications

87L Data Synchronization Logic and Status

The relay uses either the channel-based or external time-based method to synchronize 87L data over a given channel. This selection occurs on a per-channel basis and is primarily controlled by your setting of 87CH*p*SN according to the type of communications channel (symmetrical or asymmetrical) and the acceptable degree of reliance on absolute time for protection applications.

NOTE: To use external time-based mode using IRIG for the data synchronization, the GPS clock must be C37.118 compliant, and the SEL-411L global setting IRIGC must be set to C37.118. If PTP is used as the external time-based source, the Port 5 setting PTPPRO must be set to C37.238.

The data synchronization method setting is available only in applications over serial channels. Applications over Ethernet use the external time-based method.

Select 87CH*p*SN to C (channel-based synchronization) for channels that are symmetrical or near-symmetrical given your intended setting for the alpha plane blocking angle. The alpha plane can tolerate some channel asymmetry because of its characteristics.

In this mode, the relay will not use external time for data alignment. As a result, the protection scheme is independent of time sources. It is therefore not exposed to possible time source failure modes and misbehavior. This is a particular concern if you use the GPS system as a time source. It is of less concern if you use a terrestrial system, such as the SEL ICON, as a time source. In any case, using the channel-based mode, if the channel symmetry allows, yields a better protection scheme by relying on less equipment and associated engineering.

Select 87CH*p*SN to T (external time-based synchronization) for channels that are or can become too asymmetrical because of communications network behavior, given your intended setting for the alpha plane blocking angle. When you use this mode, the 87L function depends on the time sources at the relays working over the given 87L channel. These time sources must be of adequate quality and must be engineered as a part of the protection system. The relay monitors time source quality and provides for time fallback modes upon stabilization of external time source quality (see *87L Time Fallback Logic on page 5.131*).

The data synchronization method in effect is largely the result of your choice of settings, but the time fallback mode may dynamically force this method. Therefore, as *Figure 5.80* shows, a given 87L channel can be in a channel-based synchronization mode (87CH*p*CS Relay Word bit asserted), external time-based synchronization mode (87CH*p*TS asserted), or neither (87CH*p*NS asserted). This refers to the method of estimating the clock offset between the remote and local relay communicating over the *p*-th channel. If neither method is in place at a given time, the relay assumes that the offset is unknown and that it can neither align nor use the remote current data.

With reference to *Figure 5.78*, the channel-based synchronization mode is in effect in the following cases.

- When the application uses serial channels (E87CH = 2SS, 2SD, 3SS, or 3SM).
- The channel is configured to work in the channel-based mode (87CH*p*SN = C) or when the channel-based mode is forced by the external-time synchronization fallback logic (87CH*p*FC asserted).
- The channel-based measurement of the clock offset is actually available either as a coarse (87CH*p*CL asserted) or precise (87CH*p*CH asserted) value.

Forcing of the channel-based mode (via the 87CH*p*FC Relay Word bit) occurs if the channel is configured to use external time for data synchronization, but valid time is unavailable at the local or remote relay. This forcing is not automatic but depends on other characteristics of the channel and user preferences, according to the time fallback mode (see *87L Time Fallback Logic on page 5.131*).

The external time-based synchronization mode is in effect for the following cases.

- In 87L applications over Ethernet (E87CH = 2E, 3E, or 4E) or if the user configured the channel to work in the external time mode (87CH*p*SN = T).
- The time is valid at both relays connected by the channel.

It may happen that a given channel is in neither mode (87CH*p*NS Relay Word bit asserted), meaning that the relay is unaware of the clock offset between itself and the remote relay connected over the 87L channel. For example, a channel can be permanently broken in one direction from the local to the remote relay while the local relay is configured for channel-based synchronization. This breaks the ping-pong time-stamp exchange sequence and prevents the local relay from calculating the clock offset with respect to the remote relay.




Figure 5.80 Synchronization Method Logic (*p*-th Channel)

If the channel-based synchronization method is in effect (87CH*p*CS asserted), the averaged clock offset measurement (87CH*p*TOFF) is used for alignment of 87L data the relay receives on the *p*-th channel.

If the time based-based synchronization method is in effect (87CH*p*TS asserted), the relay uses the value of 0 ms as the clock offset for alignment of 87L data the relay receives on the *p*-th channel.

If neither method is in effect (87CH*p*NS asserted) for any of the required channels (channels with 87CH*p*RQ asserted), the relay can use no remote data and ceases to act as a master.

The relay monitors synchronization quality with the intent of providing you visibility via selected Relay Word bits. It then dynamically adjusts 87L settings if synchronization is degraded or when the time fallback logic dynamically changes the synchronization method.

As *Figure 5.81* shows, a given active channel (87CH*p*AC asserted) can be in a high-quality synchronization state (87CH*p*HS) or low-quality synchronization state (87CH*p*LS asserted).

In reference to *Figure 5.81* when the synchronization mode changes, the relay intentionally declares lower synchronization quality for a half second as a precautionary measure. Also, when the relay uses the channel-based synchronization method, the accuracy of the clock offset measurement feeds into the logic in *Figure 5.81*.

In addition to monitoring synchronization quality for each channel individually, the relay monitors the synchronization quality for the 87L scheme (see *Figure 5.82*).

If any of the required channels (87CH*p*RQ asserted) exhibits low synchronization quality (87CH*p*LS asserted), the relay declares that the 87L system has low synchronization.

If all required channels exhibit high synchronization quality (87CH*p*HS asserted), the relay declares that the 87L system has high synchronization quality. If stub bus is asserted, no channel is required, and the relay declares high synchronization quality.




Figure 5.81 Quality of Synchronization Logic (*p*-th Channel)




Figure 5.82 Quality of Synchronization Logic (87L Scheme)

The 87SYNL bit feeds into the setting switchover logic (87LPSEC, 87LQSEC, and 87LGSEC), forcing the application of extended security settings for the alpha plane (see *87L Differential Elements on page 5.29*).

The relay multi-ended fault locator reverts to a single-ended method if synchronization is insufficiently precise.

Table 5.39 Channel Synchronization Method Relay Word Bits (Sheet 1 of 2)

Name	Description
87CH1CS	Channel-based synchronization in effect for the 87L Channel 1 (serial channels only)
87CH2CS	Channel-based synchronization in effect for the 87L Channel 2 (serial channels only)
87CH1TS	External time-based synchronization in effect for the 87L Channel 1
87CH2TS	External time-based synchronization in effect for the 87L Channel 2
87CH3TS	External time-based synchronization in effect for the 87L Channel 3 (Ethernet only)
87CH1NS	Data synchronization not possible for the 87L Channel 1
87CH2NS	Data synchronization not possible for the 87L Channel 2
87CH3NS	Data synchronization not possible for the 87L Channel 3 (Ethernet only)
87CH1LS	Low quality of data synchronization over the 87L Channel 1
87CH2LS	Low quality of data synchronization over the 87L Channel 2
87CH3LS	Low quality of data synchronization over the 87L Channel 3 (Ethernet only)

Table 5.39 Channel Synchronization Method Relay Word Bits (Sheet 2 of 2)

Name	Description
87CH1HS	High quality of data synchronization over the 87L Channel 1
87CH2HS	High quality of data synchronization over the 87L Channel 2
87CH3HS	High quality of data synchronization over the 87L Channel 3 (Ethernet only)
87SYNL	Low quality of data synchronization for the 87L scheme
87SYNH	High quality of data synchronization for the 87L scheme

87L Standby Channel Switchover Logic

This section applies only to two-terminal applications over a redundant serial channel (E87CH = 2SD).

In the 2SD configuration, the relay uses the remote currents from the channel indicated by the 87PCH setting as long as this channel is working, provides high quality data synchronization, and switches over upon problems with the primary channel to the other channel if the other channel is working and has better synchronization quality. The 87HSB Relay Word bit controls switchover (if 87HSB is deasserted, the relay uses the 87PCH channel. Otherwise, the relay uses the other channel) as *Figure 5.83* shows.

Note that the switchover occurs for the raw current samples, potentially causing a disturbance in such scheme components as filtered currents, magnitudes, and sequence components. As a result, the relay applies proper security to the 87L function for a brief period following the switchover.




Figure 5.83 Principle of Hot Standby Channel Switching

Figure 5.84 presents the switchover logic. The logic develops an indication of a problematic channel, compares the overall quality of the two channels, and switches over via the 87HSB Relay Word bit accordingly, taking into account your assignment of primary and standby channels with the 87PCH setting.

Because the relay can use external time sources for synchronization, the preliminary determination of degraded channel quality includes not only reception of data or low level of data errors, but also the quality of data synchronization. The time fallback logic (see *87L Time Fallback Logic on page 5.131*) may intentionally mark a given channel as unusable in the context of the 87HSB logic so that the hot standby logic can switch channels and potentially preserve 87L function dependability if the other channel does not use external time sources for data synchronization.

Additionally, the relay provides SELOGIC control equation ECH1OUT to force switchover with such user-defined conditions as excessive channel latency or noise. You can use the channel-alarming Relay Word bits (see *87L Channel Configuration, Alarming, and Logic on page 5.117*) to design the custom condition ECH1OUT for marking Channel 1 as problematic.

The 87HSB logic declares Channel 1 problematic for any of the following cases.

- Channel 1 is not OK (87CH1OK deasserts).
- The time fallback logic forces out Channel 1 (87CH1FO asserted).
- The SELOGIC control equation ECH1OUT marks Channel 1 as problematic.
- Channel 1 loses the ability to align current data (CH1NS asserted), while Channel 2 can align data (87CH2NS deasserted).
- Channel 1 is of low synchronization quality (87CH1LS asserted) while Channel 2 has high synchronization quality (87CH2HS asserted).




Figure 5.84 Channel Switchover Logic (87HSB)

The relay provides symmetrical logic to declare Channel 2 as problematic.

If Channel 1 is set as primary (87PCH = 1), and logic declares Channel 1 to be problematic (while Channel 2 receives no such declaration), logic asserts the 87HSB bit to switch the relay from Channel 1 to Channel 2. If Channel 2 is problematic as well, there is no 87HSB assertion and the relay continues to use Channel 1. This usage depends on Channel 1 impairment and varies from use of current data in the master mode to loss of the 87L function entirely, depending upon other conditions.

The logic for Channel 2 is fully symmetrical. With both channels equal (both problematic or both not problematic) no switchover occurs (87HSB deasserted) and the system uses the primary channel, as the 87PCH setting indicates. A delay timer set to 250 ms is used to prevent switching between the channels when they are near equal quality. In steady states, the switchover is instantaneous. However, after the switch, it will take the intentional time delay to switch back to the previous channel.

The relay provides an overriding logic to facilitate the channel loopback test mode. When in the loopback test mode (87LOOPT Relay Word bit asserted) relay logic forces the 87L function to work with the channel you selected for loopback with the LOOPC test parameter, regardless of the 87HSB logic (see *Figure 5.84*) or the 87PCH setting.

Table 5.40 Hot Channel Standby Logic Relay Word Bits

Name	Description
87HSB	Standby channel in use
ECH1OUT	87L Channel 1 forced out of service
ECH2OUT	87L Channel 2 forced out of service

87L Time Fallback Logic

You can apply the relay with asymmetrical communications channels by using the external time-based synchronization mode. In this mode, the external time-based synchronization avoids synchronization errors that channel asymmetry introduces (see more information in *87L Theory of Operation on page 5.2*). In this case, connect the time sources via the IRIG-B or PTP inputs and ensure the timing system is appropriately engineered for this protection application (see *87L Communication and Timing on page 5.100*).

A fallback logic is necessary for 87L applications where at least one of the required channels is configured for the external time-based synchronization mode. The fallback logic responds to loss or degradation in external time quality, as deassertion of the 87TOK Relay Word bit indicates. The fallback logic controls the 87L function to provide proper security and, optionally, maintain dependability of the 87L elements for a limited time or under specific conditions.

In general, the relay provides for four different time fallback modes, each with varying degrees of 87L protection function security and dependability.

Specifically, in the three-terminal outstation application (E87CH = 3SS) no fallback strategy is necessary. Two relays act as a permanent outstation serving data to the remote relay master. The outstation relay uses no current data, so it is unaffected by loss of synchronization. Note that the master relay in this configuration (E87CH = 3SM) would require a time fallback mode to deal with loss of external time information at either end of the channel connecting the outstation and master relays.

The only time fallback possible with applications over Ethernet is to inhibit the 87L function; the 87L scheme is entirely external time-based and cannot function if any relay loses the absolute time reference.

In summary, the time fallback mode setting, 87TFB, is available only if E87CH = 2SS, 2SD, or 3SM. *Table 5.41* summarizes the modes, and *Table 5.42* lists the merits of each. It is generally best to set 87TFB identically for all relays in a given application.

Table 5.41 Summary of Time Fallback Modes

87TFB	Summary of the 87L Scheme Response
1	If any required time source is unavailable, the 87L function is effectively inhibited at all relays of the 87L differential system. This mode is biased toward security of protection. There is no attempt to continue providing 87L protection upon loss of a required timing source.
2	If a local and/or remote time source for a given channel is unavailable or degraded, the affected channel is forced out, i.e. effectively marked as unusable. The relays respond by switching to a hot stand-by channel, switching to the outstation mode, or disabling the 87L function entirely, depending on the application and the status of the other channels. This mode provides no benefits in the 2SS applications, but it may maintain dependability in 2SD and 3SM applications if only one channel operates in the external time-based synchronization mode.
3	If a local and/or remote time source for a given channel is unavailable, and the channel was symmetrical prior to loss of the time reference, the logic forces the affected channel into the channel-based synchronization mode. The 87L alpha plane settings switch into high security mode, and the relay continues to use the channel. If the switchover to channel-based synchronization is impossible, the logic forces out the channel with consequences similar to those in fallback Mode 2.
4	If a local and/or remote time source for a given channel is unavailable, and the channel was symmetrical prior to loss of the time reference, the logic forces the affected channel into the channel-based synchronization mode. The 87L alpha plane settings switch into high security mode, and the relays continue to use the channel. This state continues until the channel switches. The logic detects channel switching via a step change in the round-trip channel delay or temporary loss of channel. If the logic detects channel switching during the channel-based synchronization mode, or if switchover to channel-based synchronization is impossible, the logic forces the channel out, with consequences similar to those in fallback Mode 2.

The previously discussed time fallback modes progress from simplest and most secure (Mode 1) to the most elaborate solution, which attempts to provide dependability based on extra channel monitoring functions (Mode 4). Use caution with the 87TFB setting, and study the time fallback logic schemes carefully before applying a fallback mode other than the most secure Mode 1.

Upon selecting a fallback mode, consider availability of the second, redundant protection scheme, as well as regulatory constraints or internal utility practices related to operating a line without redundant schemes capable of instantaneous fault clearance.

NOTE: Both 87L channels use the same external time reference. Therefore, if both channels are set to 87CH*p*SN = T and the external time source is lost, it will affect both channels.

Table 5.42 Merits of Time Fallback Modes Depending on the E87CH Application Setting

E87CH	Discussion of the 87TFB Setting
2SS or 3SM+3SS	Modes 3 and 4 can allow continued operation of the 87L scheme if the channel is symmetrical at the moment of time reference loss. Use of Mode 2 has no merit and will result in 87L function loss because no alternative channel is available in these applications.
2SD	All modes are merited. In Mode 2, the scheme can continue operation with the second channel. In Modes 3 or 4, the scheme can continue operation if the channel is symmetrical at the moment of time reference loss.
All relays are 3SM	All modes are merited. Mode 2 is merited if not all channels are synchronized based on time. In Modes 3 or 4, the scheme can continue operation if the channel is symmetrical at the moment of time reference loss.

This subsection explains details of each time fallback mode and highlights channel monitoring functions that feed into the fallback logic.

Request for Time Fallback

The relay allows application of the channel-based and time-based synchronization modes on a per-channel basis; you can minimize use of external time sources to only those asymmetrical channels that actually need the external time reference for accurate data synchronization. As a result, the relay also processes requests for fallback on a per-channel basis, and only for those channels that use time for synchronization.

As *Figure 5.85* shows, the relay places a call for fallback on the *p*-th channel if, at a given time, all of the following occur.

- The 87CH*p*AC Relay Word bit marks the channel as active.
- The 87CH*p*OK Relay Word bit signals proper operation of the channel.
- The channel is set in the time-based synchronization mode (87CH*p*SN = T).
- The time reference is lost on either end of this channel, as deassertion of the 87TOK Relay Word bit or the received ETL bit indicate.

Note that when the channel is not working (87CH*p*OK deasserted) the fallback call resets. When the channel recovers, the fallback call depends on the other conditions at the time of recovery. In other words, the relay logic does not latch the fallback call but rather evaluates whether to place the call based on present channel conditions.

In applications over Ethernet, a loss of time source at either end of a required channel triggers the 87CH*p*NS Relay Word bit (see *87L Channel Synchronization Logic and Status on page 5.122*), which in turn shuts down the master mode. When no relays remain as masters, the 87L function responds according to design and stops operating.

In the three-terminal outstation applications (E87CH = 3SS), the relay remains in permanent outstation mode and does not calculate differential quantities. If you set the channel to time-based synchronization and there is a loss of time reference at the local or remote relay, no action occurs at the relay set to 3SS. The other relay, however, is set to 3SM and executes a fallback strategy according to its 87TFB setting.




Figure 5.85 Request for Time Fallback From the *p*-th 87L Channel

Time Fallback Mode 1

In this mode, relay logic blocks the 87L function both locally and remotely if any channel calls for time fallback (as signaled by assertion of the 87CH*p*FB Relay Word bit). Scheme logic distributes the blocking action to all remote relays in the scheme, as *87L Enable and Blocking Logic on page 5.118* shows. Assertion of the 87LST Relay Word bit (see *87L Master, Outstation, and Loss of Protection Logic on page 5.137*) signals unavailability of the 87L function.

This simple fallback mode is heavily biased toward security. The 87TOK logic provides some ride-through capability for temporary problems with the timing sources. Upon a very short interruption of the IRIG-B signal or noise in the IRIG-B connection, the 87TOK Relay Word bit will not deassert immediately and the time fallback will not engage, so the 87L function remains in service (see *87L Channel Synchronization Logic and Status on page 5.122* for more details on the 87TOK logic).




Figure 5.86 Time Fallback Mode 1 Logic

Time Fallback Mode 2

This fallback mode discredits current data when it is impossible to use such data because of a lack of synchronization. In this way, the 87L scheme in the 2SD and 3SM configurations can adapt as if the channel were lost and continue providing 87L protection if other conditions are favorable.

The relay achieves this time fallback mode, as *Figure 5.87* shows, by asserting Relay Word bits that force out the channel for which the relay requested time fallback.




Figure 5.87 Time Fallback Mode 2 Logic

The relay uses 87CH*p*FO Relay Word bits to mark the *p*-th channel as unusable. This leads to the following 87L scheme response.

- E87CH = 2SS—both relays declare the channel to be unusable, and the 87L function becomes unavailable. The 87LST Relay Word bit (see *87L Master, Outstation, and Loss of Protection Logic on page 5.137*) signals this unavailability.
- E87CH = 2SD—if the channel in use calls for time fallback, and the other channel is usable, the 87HSB logic switches to the other channel. If the stand-by channel is unusable, the 87L function becomes unavailable. If the stand-by channel loses time, no action occurs, because the hot stand-by channel is not necessary. However, the 87CH*p*NS bit asserts to indicate that no synchronization is available for this channel. Should the channel in use require switchover, the relays will not switch to the hot stand-by channel because this channel is not synchronized (see *87L Standby Channel Switchover Logic on page 5.129* for more information on the hot stand-by logic).
- E87CH = 3SM—both relays that use the channel calling for fallback declare it unusable, the system switches to a master-outstation mode if other channels permit, or the 87L function becomes unavailable. The 87MTR, 87SLV, and 87LST Relay Word bits signal the actual response to indicate the master, outstation, and loss of 87L function states. The two relays connected with the channel calling for time fallback will at least become slaves (87SLV asserted). The third relay will remain a master (87MTR asserted), if the other two channels do not call for fallback and are operational. If the other two channels are also unusable, the 87L function becomes unavailable (87LST asserted at all three terminals).

Time Fallback Mode 3

This fallback mode checks whether the channel calling for time fallback was symmetrical at the moment it lost the external time reference. Time fallback Mode 3 uses the value of channel asymmetry the relays measured just prior to losing the external time reference to decide how to respond.

For small asymmetry, the relays will force data synchronization for the affected channel to use the channel-based mode. This is a safe approach, because the channel-based method works well for symmetrical channels. For significant asymmetry, the fallback logic in Mode 3 forces out the channel. Effects are similar to those in fallback Mode 2.

As *Figure 5.88* shows, the fallback logic makes a one-shot decision at the moment the channel calls for fallback. The following occur at that time.

- The logic checks whether the channel is symmetrical by comparing the clock offset the relay measures (87CH*p*TOFF analog measurement) through the channel-based method (see *87L Channel Synchronization Logic and Status on page 5.122* for more details) against a constant of 1.5 ms (calibration setting 87FBASM). If the measured clock offset is less than the factory threshold of 1.5 ms, the channel has enough symmetry (given the capability of the alpha plane to handle channel asymmetry) to permit switchover to channel-based synchronization. Supervision for this check comes from time sources at both relays on the channel.
- Supervision for the operation comes from the high-quality time offset measurement bit (87CH*p*CH). If this bit is deasserted at the moment the logic assesses whether to switch to the channel-based synchronization mode, the clock offset measurement cannot be trusted, and the relay should not use the clock offset for aligning the data.
- The channel has been working properly for at least 1 second (87CH*p*OK asserted) to prevent engaging the fallback logic after channel interruption. The logic engages only for loss of the external time reference on a channel that has been working without interruption or switching.

If all conditions occur, the logic forces the channel into channel-based synchronization by asserting the force channel-based synchronization bit, 87CH*p*FC. The latch resets upon a channel call for fallback removal (deassertion of the 87CH*p*FB Relay Word bit).

If at the moment the channel places the fallback call, the time offset measurement is unreliable or greater than the 1.5 ms threshold (signifying channel asymmetry), the channel has not been OK for as long as a second, or a relay measured clock offset without enough precision, the logic forces out the channel by asserting the 87CH*p*FO Relay Word bit. Consequences are similar to those resulting from Mode 2 of the fallback logic.

If the 87CH*p*OK deasserts during the fallback situation, both latches reset. This deasserts the forced use of the channel-based synchronization mode (87CH*p*FC deasserts) and forces the channel out (87CH*p*FO deasserts). When the channel recovers and 87CH*p*OK reasserts, but still calls for fallback, the logic does not re-engage. Therefore, instead of forcing channel-based synchronization, the relay forces the channel out. This is necessary because there can be no guarantee of channel symmetry after the channel interruption.

If the channel-based synchronization was not forced, and the time sources had not recovered, relay logic declares the channels to be unsynchronized (the 87CH-pNS asserts as *87L Channel Synchronization Logic and Status on page 5.122*

explains) and either the relay becomes an outstation or the 87L function ceases to operate, depending on the status of the other channels and specific 87L configuration.

Note that if any required channel is forced to use the channel-based synchronization method (87CH*p*FC asserted), the 87L function switches to more secure alpha plane settings via the 87SYNL bit, as *Extended Security Setting Switchover Logic on page 5.63* explains.




Figure 5.88 Time Fallback Modes 3 and 4 Logic

Time Fallback Mode 4

The time fallback Mode 4 is identical to Mode 3 in terms of forcing channel-based synchronization, but it differs in how it exits the channel-based synchronization mode. The exit strategy in this mode is biased more toward security of the 87L function. When using the channel-based synchronization mode during fallback (87CH*p*FC asserted), the relays measure the round-trip delay and monitor for step changes in the round-trip delay (87CH*p*MDRT analog measurement, see *87L Channel Configuration, Alarming, and Logic on page 5.117* for more details). A step change indicates a channel switch. The channel could, therefore, have become asymmetrical, even if it had been symmetrical upon entering fallback Mode 4 and switching to channel-based synchronization. If such is the case, the logic forces 87CH*p*FC to deassert and 87CH*p*FO to assert. In this way, the relay abandons channel-based synchronization for this channel and forces the channel out, letting the scheme respond as in fallback Mode 2. When the 87L channel is forced out, it blocks the 87L function. See *Figure 5.89* for more details.

Note that if any required channel is forced to use the channel-based synchronization method (87CH*p*FC asserted), the 87L function switches to more secure alpha plane settings via the 87SYNL bit, as *Extended Security Setting Switchover Logic on page 5.63* explains.

Table 5.43 Time Fallback Mode Relay Word Bits

Name	Description
87CH1FB	Time fallback mode in effect for the 87L Channel 1
87CH2FB	Time fallback mode in effect for the 87L Channel 2
87CH1FO	87L Channel 1 is forced out by the time fallback logic
87CH2FO	87L Channel 2 is forced out by the time fallback logic
87CH1FC	87L Channel 1 is forced to use the channel-based synchronization mode by the time fallback logic
87CH2FC	87L Channel 2 is forced to use the channel-based synchronization mode by the time fallback logic

87L Master, Outstation, and Loss of Protection Logic

When in the master mode, the 87L function depends on communications with all other scheme relays and requires adequate accuracy of data synchronization. When in outstation mode, a given relay may or may not be capable of tripping the local line terminal, depending if it communicates with the master.

To provide you fine control of 87L backup functions according to your preferences, the relay offers detailed information about the present ability of the 87L function to detect line faults.

Depending on the application and the state of the required channels at any given time, the 87L function of the relay can be in one of the following states.

- A master capable of receiving all required information and able to properly synchronize current data, calculate differential current, and act upon information to provide such functionality as 87L protection, fault identification logic, and multi-ended fault location.
- A permanent outstation that serves the local current to a remote master (not all channels installed).
- A temporary outstation (normally a master) upon a loss of a channel or loss of current data synchronization and unable to use the current data.
- When in an outstation mode, the relay may or may not be capable of tripping from the 87L via the 87DTT (depending upon whether the connected remote relay is in the master state and depending if the 87DTT is configured via the E87DTT setting at the receiving outstation relay).

Relay Word bits flag the previously listed states; you can use default relay logic and SELOGIC control equations to control other relay functions. The following three Relay Word bits describe the state of the 87L function.

- 87MTR—the relay is in the master mode; it receives usable data from all terminals within the zone and calculates the differential signal and associated quantities. If this bit is deasserted, the relay performs no differential calculations but forces differential currents to zero.
- 87SLV—the relay receives data from some but not all line terminals, or it cannot use the received data for differential protection, primarily because of a lack of synchronization; the relay performs no differential signal calculations but forces differential currents to zero.

➤ 87LST—the 87L function is unavailable and inoperable for internal faults. The function will not trip as a master (autonomously) or as an outstation from the 87DTT (because it does not communicate with the master, or the 87DTT function is disabled at this relay terminal).

Figure 5.89–Figure 5.91 show logic diagrams for establishing the state of the 87L function.

The 87L function is a master when it receives all required and properly synchronized current data. As *Figure 5.89* shows, the 87L function is not in the master mode (87MTR deasserts) if any of the required channels (signaled by 87CH*p*RQ Relay Word bits) is as follows:

➤ Unhealthy (not OK), as deassertion of the 87CH*p*OK Relay Word bit (see *87L Channel Configuration, Alarming, and Logic on page 5.117*) signals.

➤ Incapable of providing usable data because the 87CH*p*NS Relay Word bit (see *87L Channel Synchronization Logic and Status on page 5.122*) detected a lack of synchronization.

➤ Forced out, or intentionally marked as unusable, by the 87CH*p*FO Relay Word bit (typically because of suspected current data synchronization problems, see *87L Time Fallback Logic on page 5.131*).

Note that the three-terminal outstation application with a single channel (E87CH = 3SS) becomes a master in the stub bus mode (when the 87L function needs no remote currents).




Figure 5.89 87L Master (87MTR) Logic

As *Figure 5.90* shows, the 87L function is in the outstation mode if at least one of its active channels is receiving valid data. This means that the relay is connected to at least one other relay in the 87L scheme, but it is not in the master mode.




Figure 5.90 87L Outstation (87SLV) Logic

As *Figure 5.91* shows, the relay loses the 87L function in either of the following two cases.

- 87L blocking logic, either locally or remotely, is blocking the function (as the 87BLK Relay Word bit signals), even if the 87L function is a master.
- Either 87DTT is disabled in the relay while it is in outstation mode, or none of the relays connected on the active channels is a master.




Figure 5.91 87L Lost (87LST) Logic

Use the three Relay Word bits to design your required backup logic for the 87L protection.

Note that 87MTR, 87SLV, and 87LST are not mutually exclusive. For example, the 87L function can be a master (87MTR = 1), but it is incapable of tripping (87LST = 1) when blocked. Or, the 87L function can be an outstation (87SLV = 1) but be incapable of tripping (87LST = 1) because the relay to which it connects is not a master.

Table 5.44 87L Status Relay Word Bits

Name	Description
87MTR	87L function is in the master mode
87SLV	87L function is in the outstation mode
87LST	87L function is lost (incapable of tripping from current or 87DTT)

CT Selection Procedure

The SEL-411L uses high-speed elements within the directional, distance, and current differential elements and applies these elements universally to all zones and characteristics (including mho and quadrilateral elements). For internal faults, therefore, these high-speed elements operate before CT saturation occurs in all but the most severe cases (significant saturation occurring in less than a cycle). CT saturation can occur for internal faults, external faults, or other events such as transformer energization. When CT saturation occurs, secondary current no longer represents primary current value accurately. We can use the following two conditions as limiting factors in determining CT selection for an external fault at the remote bus:

- The current differential elements must not operate
- The overreaching Zone 2 mho and quadrilateral distance elements (set to 125 percent of the protected line length) must operate properly to provide effective backup for an external fault.

To meet these requirements, the CT must satisfy *Equation 5.39* or *Equation 5.40*.

$$E_{SAT} \geq \frac{I_F(X/R+1)(R_{CT} + Z_B)}{k}$$

IEC Applications **Equation 5.39**

$$V_{STD} \geq \frac{I_F(X/R+1)Z_B}{k}$$

ANSI Applications **Equation 5.40**

where:

ESAT is the CT excitation voltage corresponding to the IEC maximum permissible error

VSTD is the CT ANSI terminal voltage rating

IF is the fault current in secondary amperes resulting from an external fault at the remote terminal (distance elements) or the maximum external fault current (current differential elements)

X/R is the ratio of the primary system reactance over resistance at the remote terminal (equal to 2pf • TP, where TP is the primary system time constant)

RCT is the CT internal resistance

ZB is the total connected secondary impedance including the relay and CT cable (for ground faults, the cable resistance includes the return path for the current)

k is a dimensioning factor (determined by factory testing)

k = 6 for distance elements (mho and quadrilateral elements)

k = 7.5 for current differential elements

The procedure for determining CT requirements is summarized as follows:

Step 1. Calculate the maximum fault current (I_F) for three-phase faults and single-phase-to-ground faults at both line terminals.

Step 2. Calculate the X/R ratio for three-phase faults and single-phase-to-ground faults at both line terminals.

Step 3. Apply *Equation 5.39* or *Equation 5.40* to determine whether the selected CT is suitable for three-phase and single-phase-to-ground faults in distance applications. Use *k* = 6 and the remote terminal fault data.

Step 4. Repeat *Step 3* to determine whether the selected CT is suitable for three-phase and single-phase-to-ground faults in current differential applications. Use *k* = 7.5 and the data for the terminal with the greatest fault current.

The SEL-411L CT saturation.xls can also be used as a visualization tool for evaluation of CT performance for the differential element. See *selinc.com/SEL-411L/* for more information.

CT Selection Example




Figure 5.92 Power System Used for CT Selection Example

$$Z_{1S} = \frac{V_{SC}}{\sqrt{3}I_{SC}} = \frac{110}{\sqrt{3} \bullet 31.5} = 2.016\Omega \text{ primary}$$

Equation 5.41

$$R_{1S} = \frac{Z_{1S}}{\sqrt{1 + (X/R)_S^2}} = \frac{2.016}{\sqrt{1 + 38^2}} = 0.053\Omega \text{ primary}$$

Equation 5.42

$$X_{1S} = \sqrt{Z_{1S}^2 - R_{1S}^2} = \sqrt{2.016^2 - 0.053^2} = 2.015\Omega \text{ primary}$$

Equation 5.43

$$R_{1T} = R_{1S} + R_{1L} = 0.053 + 0.089 = 0.142\Omega \text{ primary}$$

Equation 5.44

$$X_{1T} = X_{1S} + X_{1L} = 2.015 + 0.726 = 2.741\Omega \text{ primary}$$

Equation 5.45

$$Z_{1T} = \sqrt{R_{1T}^2 - X_{1T}^2} = \sqrt{0.142^2 - 2.741^2} = 2.745\Omega \text{ primary}$$

Equation 5.46

$$I_{FP} = \frac{V_S}{\sqrt{3} \bullet Z_{1T}} = \frac{110}{\sqrt{3} \bullet 2.745} = 23.136 \text{ kA primary}$$

Equation 5.47

$$(X/R)_{3PH} = \frac{X_{1T}}{R_{1T}} = \frac{2.741}{0.142} = 19.303$$

Equation 5.48

$$R_{0T} = X_{1S} \bullet (Z_0/Z_1)_S + X_{1L} \bullet (Z_0/Z_1)_L = 0.320\Omega \text{ primary}$$

Equation 5.49

$$X_{0T} = R_{1S} \bullet (Z_0/Z_1)_S + R_{1L} \bullet (Z_0/Z_1)_L = 4.193\Omega \text{ primary}$$

Equation 5.50

$$Z_{0T} = \sqrt{R_{0T}^2 - X_{0T}^2} = \sqrt{0.320^2 - 4.193^2} = 4.205\Omega \text{ primary}$$

Equation 5.51

$$I_{F_PHG} = \frac{3 \bullet V_S}{\sqrt{3} \bullet (Z \bullet Z_{1T} + Z_{0T})} = 19.652 \text{ kA primary}$$

Equation 5.52

$$(X/R)_{PHG} = \frac{2 \bullet X_{1T} + X_{0T}}{2 \bullet R_{1T} + R_{0T}}$$

Equation 5.53

IEC Application

CT Ratio:	2400:1 A
Accuracy Class:	5P20
Rated VA:	30 VA
RCT:	15 Ω
ALF:	20
RLEAD:	0.25 Ω
Relay Burden:	0.1 VA (1 A nominal)

$$E_{SAT} = \frac{VA_{CT_RATED}}{I_{NOM\ SEC}} \bullet ALF = 600 \text{ V}$$

Equation 5.54

$$Z_{Relay} = \frac{VA_{RELAY}}{I_{NOM\ SEC}^2} = \frac{0.1 \text{ VA}}{(1 \text{ A})^2} = 0.1\ \Omega$$

Equation 5.55

Applying *Equation 5.39*, we obtain the following:

$$600 \geq \frac{\frac{23136}{2400}(19.303 + 1)(15 + 0.25 + 0.1)}{6} = 500.719 \text{ V}$$

Equation 5.56

Single-phase-to-ground fault:

$$600 \geq \frac{\frac{19652}{2400}(16.018 + 1)(15 + 2 \bullet 0.25 + 0.1)}{6} = 362.307 \text{ V}$$

Equation 5.57

This result shows that the CT is suitable for both distance and current differential applications.

ANSI Application (5 A Secondary)

CT Ratio:	1200/600:5 A
Accuracy Class:	C800 (full winding) and C400 (half winding)
RCT:	0.80 Ω (full winding) and 0.40 Ω (half winding)
RLEAD:	0.50 Ω
Relay Burden:	0.5 VA (5 A nominal)

$$Z_{Relay} = \frac{VA_{RELAY}}{I_{NOM\ SEC}^{2}} = \frac{0.5\ VA}{(5\ A)^{2}} = 0.02\ \Omega$$

Equation 5.58

On the 600:5 A tap, VSTD = 400 V. Applying *Equation 5.39*, we obtain the following:

Three-phase fault:

$$400 \geq \frac{\frac{23135}{120}(19.303 + 1)(0.5 + 0.02)}{6} = 339.249\ V$$

Equation 5.59

Single-phase-to-ground fault:

$$400 \geq \frac{\frac{19652}{120}(16.01 + 1)(2 \bullet\ 0.5 + 0.02)}{6} = 473.786\ V$$

Equation 5.60

Current Differential

Three-phase fault:

$$400 \geq \frac{\frac{23135}{120}(19.303 + 1)(0.5 + 0.02)}{7.5} = 271.399\ V$$

Equation 5.61

Single-phase-to-ground fault:

$$400 \geq \frac{\frac{19652}{120}(16.01 + 1)(2 \bullet\ 0.5 + 0.02)}{7.5} = 379.029\ V$$

Equation 5.62

This result shows that using the C800 CT half winding tap is not suitable for ground faults in distance applications.

The following simulation illustrates the level of CT saturation for this case.




Figure 5.93 Simulation of CT Transient Response on the 600:5 Tap

On the 1200:5 A tap, VS = 800 V. Using *Equation 5.40* for the distance application, we obtain the following:

Three-phase fault:

$$800 \geq \frac{\frac{23135\ \text{A}}{240}(19.303 + 1)(0.5 + 0.02)}{6} = 169.62\ \text{V}$$

Equation 5.63

Single-phase-to-ground fault:

$$800 \geq \frac{\frac{19652\ \text{A}}{240}(16.018 + 1)(2 \bullet\ 0.5 + 0.02)}{6} = 236.89\ \text{V}$$

Equation 5.64

We can determine from this result that the CT is suitable for both distance and current differential applications when using the full CT winding.

Current and Voltage Source Selection

The relay has two sets of three-phase current inputs (IW and IX) and two sets of three-phase voltage inputs (VY and VZ), as shown in *Figure 5.94*. Currents IW and IX are also combined internally (COMB = IW + IX) on a per-phase basis and made available as the line current option for protection, metering, etc. You can select the current and voltage sources for a wide variety of applications, using the Global settings in *Table 8.13*. The relay provides five default application settings (ESS := N, 1, 2, 3, or 4) that cover common applications (see *Table 5.45*). When you set ESS := Y, you can set the current and voltage sources for other applications (see *Table 5.46* and *Table 5.47*). ESS settings examples are given later in this subsection.




Figure 5.94 Current and Voltage Source Connections for the Relay

Current Source Switching

Figure 5.95–Figure 5.97 show the basic application of some of these settings. *Figure 5.95* shows an alternate breaker that can be substituted for the main breaker (bus switching details not shown). Normally, current IW (main breaker) is used as the line current source. But, if the alternate breaker substitutes for the main breaker, then current IX is used as the line current source, instead. SELOGIC setting ALTI controls the switching between currents IW and IX as the line current source (assert setting ALTI to switch to designated alternate line current ALINEI := IX). Alternate line current source settings ALINEI and ALTI are not used often and thus are usually set to NA. Setting ALTI is automatically hidden and set to NA if ALINEI := NA (no line current switching can occur).

NOTE: If a current source is set to "combine" (e.g., LINEI := COMB), ALINE = IX, or if BK2I = COMB, then setting TAPX becomes visible. In these three cases, use CTRW to calculate impedance and overcurrent (including breaker failure) settings if the CTs are mismatched (i.e. TAPX is not 1).

Figure 5.96 shows combined currents IW and IX (see COMB = IW + IX in *Figure 5.94*) set for line protection, metering, etc. (LINEI := COMB). To combine these currents correctly inside the relay to produce the effective line current, when the CT ratios are different, the relay divides IX by TAPX before adding IX to IW. The relay automatically calculates TAPX from the CTRW and CTRX setting values (TAPX = CTRW/CTRX).

Figure 5.97 shows the assignment of breaker currents for as many as two circuit breakers. These assigned breaker currents are used in breaker monitoring and breaker failure functions. These same breaker currents can also be assigned as line currents (e.g., line current assignment LINEI := IW in *Figure 5.95*).




Figure 5.95 Main and Alternate Line Current Source Assignments




Figure 5.96 Combined Currents for Line Current Source Assignment




Figure 5.97 Breaker Current Source Assignments

All the available current and voltage source selection settings combinations are covered in *Table 5.45–Table 5.47*. Notice that Global setting NUMBK (number of breakers in scheme—see *Table 8.13*) influences available settings combinations covered in *Table 5.45–Table 5.47*. In general, if NUMBK := 1, then no settings directly involving a second circuit breaker are made (i.e., Breaker 2 current source setting BK2I is automatically set to NA and hidden, as indicated with the shaded cells in the BK2I columns in *Table 5.45* and *Table 5.46*). Also, for source-selection setting ESS := N, the settings are forced to certain values and hidden, as indicated with the shaded cells in the ESS := N rows in *Table 5.45*.

Table 5.45 Available Current Source Selection Settings Combinations[a] (Sheet 1 of 2)

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
1	Y	see *Table 5.46*				
1	N	IW	NA	IW	NA	NA
1	1	IW	IX	IW	NA	NA
1	1	IW	NA	IW	NA	IAX, IBX, ICX, or NA
1	2	IW	IX	IX	NA	NA
1	2	IW	NA	IX	NA	NA
1	3	not allowed				
1	4	not allowed				
2	Y	see *Table 5.47*				
2	N	IW	NA	IW	NA	NA
2	1	not allowed				
2	2	not allowed				

Table 5.45 Available Current Source Selection Settings Combinations[a] (Sheet 2 of 2)

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
2	3	COMB	NA	IW	IX	NA
2	4	IW	NA	IX	COMB	NA

[a] NA = not applicable.
Shaded cells indicate settings forced to given values and hidden.

Table 5.46 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2[a]

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
1	Y	IW	IX	IW	NA	NA
1	Y	IW	IX	IX	NA	NA
1	Y	IW	IX	NA	NA	NA
1	Y	IW	NA	IW	NA	IAX, IBX, ICX, or NA
1	Y	IW	NA	IX	NA	NA
1	Y	IW	NA	NA	NA	IAX, IBX, ICX, or NA
1	Y	COMB	IX	IW	NA	NA
1	Y	COMB	IX	IX	NA	NA
1	Y	COMB	IX	NA	NA	NA
1	Y	COMB	NA	IW	NA	NA
1	Y	COMB	NA	IX	NA	NA
1	Y	COMB	NA	NA	NA	NA

[a] NA = not applicable.
Shaded cells indicate settings forced to given values and hidden.

Table 5.47 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2[a] (Sheet 1 of 2)

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
2	Y	IW	IX	IW	IX	NA
2	Y	IW	IX	IW	COMB	NA
2	Y	IW	IX	IW	NA	NA
2	Y	IW	IX	IX	COMB	NA
2	Y	IW	IX	IX	NA	NA
2	Y	IW	IX	NA	IX	NA
2	Y	IW	IX	NA	COMB	NA
2	Y	IW	IX	NA	NA	NA
2	Y	IW	NA	IW	IX	NA
2	Y	IW	NA	IW	COMB	NA
2	Y	IW	NA	IW	NA	IAX, IBX, ICX, or NA
2	Y	IW	NA	IX	COMB	NA

Table 5.47 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2[a] (Sheet 2 of 2)

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
2	Y	IW	NA	IX	NA	NA
2	Y	IW	NA	NA	IX	NA
2	Y	IW	NA	NA	COMB	NA
2	Y	IW	NA	NA	NA	IAX, IBX, ICX, or NA
2	Y	COMB	IX	IW	IX	NA
2	Y	COMB	IX	IW	NA	NA
2	Y	COMB	IX	IX	NA	NA
2	Y	COMB	IX	NA	IX	NA
2	Y	COMB	IX	NA	NA	NA
2	Y	COMB	NA	IW	IX	NA
2	Y	COMB	NA	IW	NA	NA
2	Y	COMB	NA	IX	NA	NA
2	Y	COMB	NA	NA	IX	NA
2	Y	COMB	NA	NA	NA	NA

[a] NA = not applicable.

Current Source Uses

Refer to the Global settings in *Table 8.13*. Line current source setting LINEI and alternate line current source settings ALINEI and ALTI, if used, identify the currents used in the following elements/features described later in this section and in other sections.

- Fault location
- Open-phase detection logic
- LOP (loss-of-potential) logic
- FIDS (fault-type identification selection) logic
- Directional elements
- CVT (capacitor voltage transformer) transient detection logic
- Series-compensation line logic
- Load-encroachment logic
- OOS (out-of-step) logic
- Distance elements
- Instantaneous line overcurrent elements
- Inverse-time overcurrent elements
- DCUB (directional comparison unblocking) trip scheme logic
- *Metering on page 7.1*, except synchrophasors

Breaker current-source settings (BK1I and BK2I) identify the currents used in the following elements/features described later in this section and in other sections.

- Open-phase detection logic
- Inverse-time overcurrent elements

- Circuit breaker failure protection
- *Circuit Breaker Monitor on page 7.9*
- *Metering on page 7.1*

Polarizing current-source setting IPOL identifies the single current input connected to a zero-sequence current source (e.g., transformer bank neutral). This zero-sequence current is used as a reference in the zero-sequence current-polarized directional element. Such a directional element is applied to ground overcurrent elements (see *Table 5.71* and *Table 5.83*). Setting IPOL is not used often and thus is usually set to NA. Notice that in *Table 5.45–Table 5.47* there are relatively few scenarios where setting IPOL can be set to a current channel selection (only those cases where three-phase current input IX is not used for any other function). An example of using setting IPOL is found later in this subsection.

Voltage Source Switching and Uses

Refer to the Global settings in *Table 8.13*. Alternate voltage source switching between VY and VZ in *Figure 5.84* is more straightforward (as shown in *Table 5.48*) than the preceding discussion on current-source selection/switching (compare to *Table 5.45–Table 5.47*).

Table 5.48 Available Voltage Source-Selection Setting Combinations[a]

NUMBK (Number of Breakers)	ESS (Source Selection)	Line Voltage Source	ALINEV (Alternate Line Voltage Source)
1	Y	VY	VZ or NA
1	H	VY	NA
1	1	VY	VZ or NA
1	2	VY	VZ or NA
1	3	not allowed	
1	4	not allowed	
2	Y	VY	VZ or NA
2	N	VY	NA
2	1	not allowed	
2	2	not allowed	
2	3	VY	VZ or NA
2	4	VY	VZ or NA

[a] NA = not applicable.
Shaded cells indicate settings forced to given values and hidden.

SELOGIC setting ALTV controls the switching between voltages VY and VZ for line voltage (assert setting ALTV to switch to designated alternate line voltage ALINEV := VZ). Setting ALTV is automatically hidden and set to NA if ALINEV := NA (no voltage switching can occur). Reasons for switching from one three-phase voltage to another may be for loss-of-potential or bus switching/rearrangement.

Default line voltage source VY and alternate line voltage source settings (ALINEV and ALTV) identify the voltages used in the following elements/features described later in this section and in other sections.

- Fault location
- Open-phase detection logic

- LOP (loss-of-potential) logic
- FIDS (fault-type identification selection) logic
- Directional elements
- CVT (capacitor voltage transformer) transient detection logic
- Series-compensation line logic
- Load-encroachment logic
- OOS (out-of-step) logic
- Distance elements
- SOTF (switch-onto-fault) logic
- POTT (permissive overreaching transfer tripping) scheme logic
- *Metering on page 7.1*, including synchrophasors

Default Applications

Use setting ESS (current and voltage source selection) to easily configure the relay for your particular application. Five application settings (ESS := N, 1, 2, 3, or 4) cover both single circuit breaker and two circuit breaker configurations. If you select one of these five setting choices, the relay automatically determines the following settings:

NOTE: Setting BK2I is hidden if setting NUMBK, Number of Breakers in the Scheme, is set to 1.

- LINEI—Line current source (IW, COMB)
- BK1I—Breaker 1 current source (IW, IX, NA)
- BK2I—Breaker 2 current source (IX, COMB, NA)

ESS := N, Single Circuit Breaker Configuration—One Current Input

Set ESS to N for single circuit breaker applications with one current input. *Figure 5.98* illustrates this application along with the corresponding current and voltage sources. When ESS equals N, you cannot use alternate sources (ALINEI and ALINEV) and the relay hides the Global settings LINEI, ALINEI, ALTI, BK1I, BK2I, IPOL, ALINEV, and ALTV.


Table 5.49 ESS := N, Current and Voltage Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of breakers in scheme (1, 2)	1	
LINEI	Line current source (IW, COMB)	IW	Hidden
BK1I	Breaker 1 current source (IW, IX, NA)	IW	Hidden
BK2I	Breaker 2 current source (IX, COMB, NA)	NA	Hidden

ESS := 1, Single Circuit Breaker Configuration—One Current Input

Set ESS to 1 for single circuit breaker applications with one current input. *Figure 5.98* illustrates this application along with the corresponding current and voltage sources.

With ESS := 1, the IX current channels have the option to be used as an alternate line current source (ALINEI := IX) or as a polarizing current channel (e.g., IPOL := IBX), but not both (see *Table 5.45*).



Analog Input	Function
IW	CB1 protection, line protection
VY	Line protection
VAZ	Synchronism check

Figure 5.98 ESS := 1, Single Circuit Breaker Configuration


Table 5.50 ESS := 1, Current and Voltage Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in scheme (1, 2)	1	
LINEI	Line current source (IW)	IW	Automatic
ALINEI	Alternate line current source (IX, NA)	NA	
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden[a]
BK1I	Breaker 1 current source (IW)	IW	Automatic
BK2I	Breaker 2 current source (NA)	NA	Hidden
IPOL	Polarizing current (IAX, IBX, ICX, NA)	NA	
ALINEV	Alternate line voltage source (VZ, NA)	NA	
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

[a] Hidden when preceding setting is NA.

ESS := 2, Single Circuit Breaker Configuration—Two Current Inputs

Set ESS to 2 for single circuit breaker applications using two current sources. *Figure 5.99* illustrates this application along with the corresponding current and voltage sources. The relay uses current source IW for line relaying and current source IX for Circuit Breaker 1 failure protection.



Analog Input	Function
IW	CB1 protection, line protection
IX	CB1 breaker failure
VY	Line protection
VAZ	Synchronism check

Figure 5.99 ESS := 2, Single Circuit Breaker Configuration


Table 5.51 ESS := 2, Current and Voltage Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in Scheme (1, 2)	1	
LINEI	Line current source (IW)	IW	Automatic
ALINEI	Alternate line current source (IX, NA)	NA	
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden[a]
BK1I	Breaker 1 current source (IX)	IX	Automatic
BK2I	Breaker 2 current source (NA)	NA	Hidden
IPOL	Polarizing current (NA)	NA	Automatic
ALINEV	Alternate line voltage source (VZ, NA)	NA	
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

[a] Hidden when preceding setting is NA.

ESS := 3, Double Circuit Breaker Configuration—Independent Current Inputs

Set ESS to 3 for circuit breaker-and-a-half applications using independent current sources. *Figure 5.100* illustrates this application along with the corresponding current and voltage sources. This selection provides independent circuit breaker failure protection for Circuit Breaker 1 and Circuit Breaker 2.



Analog Input	Function
IW+IX	Line protection
IW	CB1 protection
IX	CB2 protection
VY	Line protection
VAZ	Synchronism check Circuit Breaker 1
VBZ	Synchronism check Circuit Breaker 2

Figure 5.100 ESS := 3, Double Circuit Breaker Configuration

Table 5.52 ESS := 3, Current and Voltage Source Selection (Sheet 1 of 2)


Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in scheme (1, 2)	2	
LINEI	Line current source (COMB)	COMB	Automatic
ALINEI	Alternate line current source (NA)	NA	Automatic

Table 5.52 ESS := 3, Current and Voltage Source Selection (Sheet 2 of 2)

Setting	Description	Entry	Comments
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden
BK1I	Breaker 1 current source (IW)	IW	Automatic
BK2I	Breaker 2 current source (IX)	IX	Automatic
IPOL	Polarizing current (NA)	NA	Automatic
ALINEV	Alternate line voltage source (VZ, NA)	NA	
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

ESS := 4, Double Circuit Breaker Configuration—Common Current Inputs

Set ESS to 4 for circuit breaker-and-a-half applications using combined current input IW. *Figure 5.101* illustrates this application along with the corresponding current and voltage sources. Current input IX provides circuit breaker failure protection for Circuit Breaker 1; the corresponding CTs are located on the line-side of Circuit Breaker 1. The relay calculates the current flowing through Circuit Breaker 2 ($I_{CB2} = IW + IX = I_{CB1} + I_{CB2} + IX = I_{CB1} + I_{CB2} - I_{CB1}$) to provide independent circuit breaker failure for Circuit Breaker 2.



Analog Input	Function
IW+IX	CB2 protection
IW	Line protection
IX	CB1 protection
VY	Line protection
VAZ	Synchronism check Circuit Breaker 1
VBZ	Synchronism check Circuit Breaker 2

Figure 5.101 ESS := 4, Double Circuit Breaker Configuration

Table 5.53 ESS := 4, Current and Voltage Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in Scheme (1, 2)	2	
LINEI	Line current source (IW)	IW	Automatic
ALINEI	Alternate current source (NA)	NA	Automatic
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden
BK1I	Breaker 1 current source (IX)	IX	Automatic
BK2I	Breaker 2 current source (COMB)	COMB	Automatic
IPOL	Polarizing current (NA)	NA	Automatic
ALINEV	Alternate line voltage source (VZ, NA)	NA	
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

ESS := Y, Other Applications

Set ESS to Y for applications that are not covered under the five default applications.

Tapped Line

Figure 5.102 illustrates a tapped EHV transmission overhead line. A power transformer is located at Substation T along the tapped line. A relay is located at all three EHV terminals (Substations S, R, and T). The relays operate in a DCB (directional comparison blocking) trip scheme to provide high-speed clearance for all faults internal to the tapped EHV transmission line.

Set NUMBK (Number of Breakers in Scheme) to 2 so you can program the autoreclosing function and synchronism-check elements to control both of the low-side circuit breakers.





Figure 5.102 Tapped EHV Overhead Transmission Line

Figure 5.103 illustrates the tapped overhead transmission line with an MOD (motor operated disconnect) on the high side of a power transformer and two circuit breakers on the low side.



Analog Input	Function
IW	Line protection
VY	Line protection
VAZ	Synchronism check Circuit Breaker 1
VBZ	Synchronism check Circuit Breaker 2

Figure 5.103 ESS := Y, Tapped Line

Table 5.54 ESS := Y, Tapped Line Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in scheme (1, 2)	2	
LINEI	Line current source (IW, COMB)	IW	
ALINEI	Alternate current source (IX, NA)	NA	
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden[a]
BK1I	Breaker 1 current source (IW, IX, NA)	NA	
BK2I	Breaker 2 current source (IX, COMB, NA)	NA	
IPOL	Polarizing current (IAX, IBX, ICX, NA)	NA	
ALINEV	Alternate line voltage source (VZ, NA)	NA	Default
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

[a] Hidden when preceding setting is NA.

Single Circuit Breaker With Current Polarizing Source

Figure 5.104 shows a single circuit breaker situated by an autotransformer. The relay uses the delta-connected tertiary as a current polarizing source for the zero-sequence current-polarized directional element 32I. For example, connect to current to input IAX (set IPOL := IAX).




Figure 5.104 ESS := Y, Single Circuit Breaker With Current Polarizing Source Tapped Power Transformer

Table 5.55 ESS := Y, Current Polarizing Source

Setting	Description	Entry	Comments
NUMBK	Number of circuit breakers in scheme (1, 2)	1	
LINEI	Line current source (IW, COMB)	IW	
ALINEI	Alternate current source (IX, NA)	NA	
ALTI	Alternate current source (SELOGIC equation)	NA	Hidden
BK1I	Breaker 1 current source (IW, IX, NA)	IW	
BK2I	Breaker 2 current source (NA)	NA	Hidden
IPOL	Polarizing current (IAX, IBX, ICX, NA)	IAX	
ALINEV	Alternate line voltage source (VZ, NA)	NA	Default
ALTV	Alternate voltage source (SELOGIC equation)	NA	Hidden

Using ALTI and ALTV

SELOGIC control equations ALTI and ALTV provide flexibility in choosing alternate CT and PT inputs to the relay. The relay switches immediately to the alternate source when these SELOGIC control equations become true. The relay delays a subsequent ALTI or ALTV switch for eight cycles after the initial switch to give time for the system to settle.

Test the SELOGIC control equation programming that you use to switch ALTI and ALTV alternate sources. It is possible to create a toggling condition where the relay repeatedly switches between sources. Examine each line of SELOGIC control equation programming to verify that this toggling condition does not occur in your protection/control scheme.

One method for exercising caution when implementing alternate current source and alternate voltage source switching is to use SELOGIC control equation protection latches (PLT01–PLT32) to switch alternate sources. For example, to switch to an alternate voltage, set ALINEV to VZ (enables setting ALTV) and then set ALTV to PLT31. To perform the switch use the protection latch control inputs PLT31S and PLT31R (Set and Reset, respectively).

Inverting Polarity of Current and Voltage Inputs

The relay can change the polarity of the CT and PT inputs. This ability allows the user to change CT and PT polarity digitally to correct for incorrect wiring to the input on the back of the relay. You can change the polarity on a per-terminal or per-phase basis, but you must practice extreme caution when using this function. The change of polarity applies directly to the input terminal and is carried throughout all calculations, metering, and protection logic.

The Global setting EINVPOL is hidden and forced to OFF if the advanced Global setting, EGADVS, is set to N. The EINVPOL setting is always hidden on the front-panel HMI.

Table 5.56 Inverting Polarity Setting

Setting	Prompt	Range	Default Value
EINVPOL	Enable Invert Polarity (Off or combo of terminals)	OFF, Combo of W, X, Y, Z[a] W[p], X[p], Y[p], Z[p][b]	OFF

[a] W, X, Y, Z apply setting to all phases of that terminal

[b] where [p] = A, B, C. Setting is applied to each individual phase

If redundant entries of terminals are used, such as W, WA or X, XC, the relay displays the following error message: `Redundant entries for terminal [m]`.

Inverse Polarity in Event Reports

In COMTRADE event reports, terminals that have EINVPOL enabled do not show the polarity as inverted. The COMTRADE must display the values as they are applied to the back of the relay. This also ensures that when you use an event playback, the setting is applied to the signals coming in the back of the relay and recreates the event properly.

Compressed event reports (CEV), show the polarity as inverted. The CEV displays the analogs as the relay uses them in processed logic; therefore, the inverted polarity is shown.

Polarizing Quantity for Distance Element Calculations

The relay uses positive-sequence memory voltage as the polarizing quantity for distance element calculations. Memory polarization ensures proper operation during zero-voltage three-phase faults and provides expansion of the mho characteristic back to the source impedance, improving fault-resistance coverage. However, longer memory may impair distance element security when a power system disturbance causes a fast frequency excursion.

The polarization memory is adaptive. The relay normally uses positive-sequence voltage with short or medium length memory. This short or medium length memory works satisfactorily for all faults other than zero-voltage three-phase faults. When the relay measures positive-sequence voltage magnitude lower than a threshold, it automatically switches to a long memory polarizing quantity.

The VMEMC setting allows you to choose between short or medium length memory voltage for the normal polarizing quantity. To closely follow the power system frequency, set VMEMC = 0. When VMEMC is deasserted (logical 0), the

relay normally uses a short memory time constant that closely follows the positive-sequence voltage, yet automatically switches to the long memory when necessary. This setting provides less expansion of the distance element characteristics, while still providing security for zero-voltage three-phase faults. SEL recommends that you use this setting.

If your application requires more expansion of the distance element characteristics, set VMEMC = 1. When VMEMC is asserted, the relay normally uses medium length memory and automatically switches to the long memory when necessary. This setting provides the same element operation as provided in firmware R105 and earlier, including greater expansion of the distance element characteristics and the same security for zero-voltage three-phase faults.

The short memory is not available for series-compensated lines (ESERCMP = Y). When ESERCMP = Y, the relay uses the medium length memory and automatically switches to the long memory polarizing quantity when the relay detects voltage inversion or positive-sequence voltage magnitude lower than a threshold.

Frequency Estimation

The relay uses filtered analog values related to the system frequency to calculate internal quantities such as phasor magnitudes and phase angles. When the system frequency changes, the relay measures these frequency changes and adapts the processing rate of the protection functions accordingly. Adapting the processing rate is called frequency tracking.

Note that frequency measurement is not the same as frequency tracking. The relay first measures the frequency and then tracks the frequency by changing the processing rate.

The relay measures the frequency over the 20–80 Hz range (protection frequency, see FREQP in *Table 5.59*), but only tracks the frequency over the 40–65 Hz range (see FREQ in *Table 5.59*). If the system frequency is outside the 40–65 Hz range, the relay does not track the frequency. Instead, it clamps the frequency to either limit. For frequencies below 40 Hz, the relay clamps the frequency at 40 Hz. For frequencies above 65 Hz, the relay clamps the frequency at 65 Hz.

To measure the frequency, the relay calculates the alpha-component quantity and then estimates the frequency based on the zero-crossings of the alpha component. Relay Word bit FREQOK asserts when the relay measures the frequency over the range 20–80 Hz. If the frequency is below 40 Hz or above 65 Hz, FREQ reports the clamped values of either 40 Hz or 65 Hz. In this case, the relay no longer tracks the frequency. Instead, it uses either 40 Hz or 65 Hz to calculate the internal quantities.

If the frequency is in the 20–80 Hz range, but outside the 40–65 Hz range (for example, 70 Hz), FREQP shows the frequency the relay measures and FREQ shows the clamped frequency. In this case, FREQP = 70 Hz and FREQ = 65 Hz. *Table 5.57* summarizes the frequency measurement and frequency tracking ranges.

If the frequency is below 20 Hz or above 80 Hz, the relay no longer measures the frequency. Relay Word bit FREQFZ asserts and Relay Word bit FREQOK deasserts to indicate this condition. FREQ and FREQP are no longer valid, but they display the frequency at the time that the relay stopped measuring the frequency.

NOTE: The relay measures/tracks the frequency to a rate of 15 Hz/s.

Table 5.57 Frequency Measurement and Frequency Tracking Ranges

Frequency Range (Hz)	Measures Frequency	Tracks Frequency	FREQOK	FREQFZ
40–65	Y	Y	1	0
20–39.99	Y	N	1	0
65.01–80	Y	N	1	0
Below 20 or above 80	N	N	0	1

The relay has six voltage inputs (VAY, VBY, VCY, VAZ, VBZ, and VCZ) that can be used as sources for estimating the frequency. Assign any of the six voltage inputs to VF01, VF02, and VF03. Note that assigning **ZERO** will set that input to zero. The relay also provides an alternate frequency source selection where you can assign any of the six voltage inputs to VF11, VF12, and VF13. The relay uses VF01, VF02, and VF03 as sources if the SELOGIC evaluation of EAFSRC is 0. The relay uses VF11, VF12, and VF13 as sources if EAFSRC is 1. The relay calculates the alpha quantity, Valpha, as shown in *Figure 5.105* using the mapped sources. Note that the alpha quantity is based on the instantaneous secondary voltage samples from the mapped resources and is an instantaneous quantity.




Figure 5.105 SEL-411L Alpha Quantity Calculation

NOTE: These settings are available only if you have enabled Global advanced settings, EGADVS := Y.

Although you have the flexibility to select any of the available voltage for the frequency estimation, the correlation between the selected voltages and the breaker poles is fixed as *Table 5.58* shows.

Table 5.58 Voltage and Breaker Pole Correlation

Relay Word Bit	A-Phase	B-Phase	C-Phase
SPOA = 0	VF01/VF11	–	–
SPOA = 1	0	–	–
SPOB = 0	–	VF02/VF12	–
SPOB = 1	–	0	–
SPOC = 0	–	–	VF03/VF13
SPOC = 1	–	–	0

The single-pole open Relay Word bits SPOA, SPOB, and SPOC control the correlation. During an open-pole condition, the relay assigns a value of zero voltage to the phase associated with the open pole. For example, if the A-phase of a single pole breaker (BK1TYP = 1 or BK2TYP = 1) is open, SPOA asserts to indicate the open-pole condition. When SPOA asserts, the relay substitutes zero volts

for the VF01 and VF11 values. If you selected VF01/VF11 = VAY, then the VF01/VF11 voltages are set to zero when SPOA asserts. Likewise, if you selected VF01/VF11 = VBY, then the VF01/VF11 voltages are still set to zero and not VF02 and VF12. Take care to assign the appropriate phase voltages to match the correlation shown in *Table 5.58* when using single-pole breakers.

Table 5.59 Frequency Estimation Outputs

Name	Description	Type
FREQ	Measured system frequency (Hz) (40–65 Hz)	Analog Quantity
FREQP	Measured frequency (Hz) (20–80 Hz)	Analog Quantity
FREQOK	Measured frequency is valid	Relay Word bit
FREQFZ	Measured frequency is frozen	Relay Word bit

Time-Error Calculation

Description and Settings

The Time-Error calculation function in the relay measures the amount of time that an alternating current (ac) clock running from the same line frequency measured by the relay would differ from a reference clock. The relay integrates the difference between the measured power system frequency and the nominal frequency (Global setting NFREQ) to create a time-error analog quantity, TE.

NOTE: The LOADTE SELOGIC control equation is processed once per cycle. A momentary assertion must be conditioned to be at least one cycle in duration. A rising edge operator (R_TRIG) should not be used in the LOADTE setting.

A correction feature allows the present time-error estimate (TE) to be discarded, and a new value (TECORR) loaded when SELOGIC control equation LOADTE asserts. For example, if the TECORR value is set to zero, and then LOADTE is momentarily asserted, the TE analog quantity will be set to 0.000 seconds.

The TECORR analog quantity can be pre-loaded by the TEC Command (see *TEC on page 14.62 in the SEL-400 Series Relays Instruction Manual*), or via DNP3, object 40, 41 index 01 (see *Table 10.12*). In either case, Relay Word bit PLDTE asserts for approximately 1.5 cycles to indicate that the preload was successful.

A separate SELOGIC control equation, STALLTE, when asserted, causes time-error calculation to be suspended.

Table 5.60 lists the inputs and outputs of the time-error function.

Table 5.60 Time-Error Calculation Inputs and Outputs (Sheet 1 of 2)

INPUTS	Description
Analog Quantities	
FREQ	Measured system frequency (see *Table 5.59*)
TECORR	Time-error correction factor. This value can be preloaded via the TEC command, or DNP3

Table 5.60 Time-Error Calculation Inputs and Outputs (Sheet 2 of 2)

INPUTS	Description
Global Settings	
NFREQ	Nominal frequency (see *Table 8.3*)
LOADTE	Load time-error correction factor (SELOGIC control equation). A rising edge will cause the relay to load the TECORR analog quantity into TE. LOADTE has priority over STALLTE.
STALLTE	Stall time-error calculation (SELOGIC control equation). A logical 1 will stall (freeze) the time-error function. The TE value will not change when STALLTE is asserted (unless LOADTE asserts).
Relay Word bit	
FREQOK	Frequency measurement valid. If this Relay Word bit deasserts, the TE quantity is frozen (see *Table 5.59*).
Analog Quantity	
TE	Time-error estimate, in seconds. Positive numbers indicate that the ac clock would be fast (ahead of the reference clock). Negative numbers indicate that the ac clock would be slow (behind the reference clock).
Relay Word bit	
PLDTE	Preload time-error value updated. This element asserts for approximately 1.5 cycles after TECORR is changed by the TEC command or by DNP3.

Time Error Command (TEC)

The **TEC** serial port command provides easy access to the time-error function. See *TEC on page 14.62 in the SEL-400 Series Relays Instruction Manual* for command access level information.

Enter the **TEC** command to view the time-error status. A sample display is given in *Figure 5.106*.

```
=>TEC <Enter>
Relay 1                                  Date: 11/02/2004  Time: 11:25:50.460
Station A                                Serial Number: 0000000000
Time Error Correction Preload Value
TECORR = 0.000 s
Relay Word Elements
LOADTE = 0, STALLTE = 0, FREQOK = 1
Accumulated Time Error
TE = -7.838 s

=>
```

Figure 5.106 Sample TEC Command Response

Enter the **TEC** command with a single numeric argument *n* ($-30.000 \geq n \leq 30.000$) to preload the TECORR value. This operation does not affect the TE analog quantity until the SELOGIC control equation LOADTE next asserts. *Figure 5.107* shows an example of the **TEC *n*** command in use.

```
==>TEC 2.25 <Enter>
Relay 1                                  Date: 11/02/2004  Time: 11:53:12.701
Station A                                Serial Number: 0000000000
Change TECORR to 2.250 s:
Are you sure (Y/N)?Y <Enter>
Time Error Correction Preload Value
TECORR = 2.250 s
Relay Word Elements
LOADTE = 0, STALLTE = 0, FREQOK = 1
Accumulated Time Error
TE = -5.862 s

==>
```

Figure 5.107 Sample TEC *n* Command Response

Fault Location

The relay uses three different methods to compute the fault location.

1. Traveling Wave (TW)
2. Impedance-based using total current polarization (ME, multi-ended)
3. Impedance-based using local current polarization (SE, single-ended)

The summary report shows the result of one of the two impedance-based methods (ME or SE). Depending on the availability of input data and supervising conditions, it also provides fault location from the traveling-wave method.

The FLM field in the summary report shows the method by which the device calculated fault location. The device uses the method it considers the best available option (from among TW, ME, or SE) at the time. For example, if TW data are available, then the best method is the TW method, and the FLM field displays TW as the method used to calculate the fault location. If TW data are not available but multi-ended data are available, then the FLM field displays ME, and the TW Location field displays $$$$.

The priority for selecting the best available fault location method is (in decreasing order) as follows:

- TW—Traveling-wave method
- ME—Impedance-based method using total current
- SE—Impedance-based method using single-ended (local) current

The best available fault location result is available as Analog value CONFLOC (consolidated fault location). The following analog quantities are also available:

- TWFLOC—Traveling-wave-based fault location
- 87LOC—Impedance-based using total current
- FLOC—Impedance-based using local current

NOTE: The analog values for TWFLOC, 87LOC, and FLOC may not be updated at the time an event report is captured.

Two additional analog quantities are available for easy review of impedance-based fault type and terminal location. ZBFLM reports the impedance-based method used in the current fault location. It reports `0` if the single-ended (SE) method is used and `1` if the multi-ended (ME) method is used. The analog quantity TFROM indicates what terminal the fault location reported from. It reports `0` for the local terminal, `1` for remote terminal 1, `2` for remote terminal 2, `3` for remote terminal 3, or `4` for a TAP point.

Traveling Wave

NOTE: Traveling-wave fault location is only supported on the SEL-411L-1. However, you can upgrade the SEL-411L-0 to support this feature.

The relay supports the traveling-wave fault location method for two-terminal lines. The relay uses the type D (double-ended) traveling-wave (TW) algorithm to compute fault locations. A separate, dedicated analog-to-digital converter samples two three-phase sets of currents (IAW, IBW, and ICW and IAX, IBX, and ICX) at 1.5625 MHz. If TWCOMI is set to N and TWALTI is set to NA or 0, the TW fault location algorithm uses the IW currents. If TWALTI is set and evaluates to logical 1, the TW fault location algorithm uses the IX currents. If TWCOMI is set to Y, the algorithm uses the combined currents (IAW+IAX, IBW+IBX, and ICW+ICX).

Table 5.61 Traveling-Wave Relay Word Bits

Input	Description
TWFLIF	Internal fault condition for traveling-wave fault locator (SELOGIC Eq.)
TWPOST	TW state machine in post-trigger-recording state
TWRTV	TW data acquisition in retrieve state
TWREC	TW data acquisition in record state
TWWAIT	TW data acquisition in wait state
IXDD	IX disturbance detector
IWDD	IW disturbance detector
TWIW	Select IW for TW
TWIX	Select IX for TW
TWALTI	TW alternate current channel
DDTO	TW disturbance detector
FLTINT	TW internal fault detected

Setting TWFLIF enables the fault location calculations. Following a disturbance, the relay estimates the traveling-wave arrival information only if TWFLIF is asserted. If the differential channel is configured (E87CH = 2E, 2SS, or 2SD in Port 87 settings), then the relay sends the traveling-wave arrival information to the remote terminal. When the relay receives the remote traveling-wave information (via a configured differential communications channel), the algorithm calculates the fault location. For best performance, set TWFLIF such that it asserts for internal fault conditions only. The Relay Word bit FLTINT indicates an internal fault and asserts when TWFLIF and TSOK are asserted.

Traveling-Wave Recording

The SEL-411L traveling-wave fault locator has a state sequencer that is used to process the traveling wave data and calculate a location. The states are as follows:

Recording State

After the device turns on, the process starts in the recording state. In this state, data are constantly recorded in a circular buffer and TWREC bit is asserted.

Post-Trigger Recording State

While in the recording state, asserting the traveling-wave fault detector logic initiates the transition to the post-trigger recording state. Relay Word bits IWDD and IXDD indicate a TW disturbance when the W or X channel is enabled for the

TW location feature. In this state, at least 6.5 ms of post-trigger TW data are recorded after the assertion of the traveling-wave fault detector. This state is indicated by the Relay Word bit TWPOST.

Waiting for Trip State

In this state, indicated by Relay Word bit TWWAIT, the device monitors for the internal fault condition indicated by TWFLIF and FLTINT.

Retrieving TW Event State

Data from the hardware buffer are retrieved in this state, as indicated by the TWRTV Relay Word bit. Transition to the recording state happens after the data are retrieved.

If FLTINT asserts during the waiting for trip state, update the analog quantity TWFLOC when ER or TRIP asserts and the logic in the processing section completes successfully.

NOTE: If you change the TWFLIF default settings, be sure to make the same changes to the ER settings.

The event summary includes the calculated traveling-wave fault location information and makes it available as an analog quantity, TWFLOC. The traveling-wave COMTRADE (.HDR file) also provides traveling-wave arrival information at each terminal. Furthermore, the traveling-wave arrival time (nanoseconds) is also available as DNP analog inputs (see *Analog Inputs on page 16.21 in the SEL-400 Series Relays Instruction Manual*).

Figure 5.108 shows the traveling waves captured at either terminal. *Table 8.98* describes the TW fault location settings.




Figure 5.108 Relay Exchanging TW Peak Information Via 87L Communications Channel

NOTE: The TW fault location is enabled only if EFLOC = Y, ETWFL = Y, and E87XFMR = N.

Equation 5.65 shows the fault location calculation.

$$FL = TWLL/2+(TPKL - TPKR) \bullet C \bullet LPVEL/2$$

Equation 5.65

where:

TWLL = the line length of the transmission line

TPKL = the time corresponding to the traveling wave captured at local terminal

TPKR = the time corresponding to the traveling wave captured at remote terminal

C = 186282.397 mi/sec (because the Line Length Units [mi,km] = MI)

Note: If Line Length Units (mi,km) = KM, use C = 299792.458 km/sec

LPVEL = the propagation velocity in pu of speed of light

The relay calculates traveling-wave fault location upon satisfaction of the following conditions:

- EFLOC=Y and ETWFL=Y
- E87XFMR = N
- 87L Channel configured to 2SS or 2SD
- Relay Word bit TSOK needs to be asserted, indicating high-accuracy IRIG or PTP time synchronization
- TWFLIF asserted
- Availability of the remote peak information

In installations where the differential communications channel is not available, fault location can be computed using the following:

- Traveling-wave arrival information in the TW COMTRADE header file from both terminals (see *Example 5.3*)
- Configure a DNP client to receive the wave arrival information from both terminals and use *Equation 5.65*

Figure 5.109 shows the summary command output showing the traveling wave.

```
==>>SUM
Relay 1                                  Date: 08/21/2013  Time: 14:04:37.661
Station 1                                Serial Number: 1131860535

Event: BG T              FLM: TW                              Time Source: HIRIG
TW Location:   94.47(mi) Z-Based Location:   97.36(ME)        From: LOCAL
Event Number: 10002      Shot 1P: 0   Shot 3P: 0        Freq: 60.00     Group: 1
Targets: INST COMM B_PHASE GND 87L 50PICUP
Breaker 1: CLOSED        Trip Time: 14:04:37.661
Breaker 2: CLOSED        Trip Time: 14:04:37.661
PreFault:     IA     IB     IC     IG    3I2       VA       VB       VC    V1mem
MAG(A/kV)      0      0      0      0      0    0.003    0.005    0.006    0.000
ANG(DEG)   138.0   48.4 -134.9  135.7  -47.7    156.7   -171.4    134.9    -52.4

Fault:
MAG(A/kV)      0   1610      0   1610    961   66.786   45.173   66.896   59.974
ANG(DEG)   104.0  160.4  179.9  160.4   40.4      0.0   -115.7    120.0      1.6

 87 Differential Currents
PreFault:     IA     IB     IC     IQ     IG
MAG(pu)     0.00   0.00   0.00   0.00   0.00
ANG(DEG)  -170.9 -157.0  -73.6  149.3 -140.8

Fault:
MAG(pu)     0.00   4.46   0.00   3.53   4.46
ANG(DEG)   139.2 -178.7  -28.5   29.5 -178.7

==>>
```

Figure 5.109 Summary Command Output Showing the TW Fault Location Result

FLTWPNS is a quantity available to relay communications protocols that contains the offset from the top of second (in nanoseconds) of the fault's traveling-wave peak time. The quantity FLTWPNS can be used to calculate the fault location by a single-ended method when 87L communications are not available. It is updated when either ER or TR assert. Retrieve the value of FLTWPNS via DNP3 by combining the FTWPMS, FTWPUS, and FTWPNS Analog Inputs. For retrieval via IEC 61850 MMS or GOOSE, you will find it in the FltTwpns data object of the FLTRFLO2 Logical Node. Refer to Application Guide AG2015-20: *Using Traveling Wave Fault Location in the SEL-411L-1 Relay* for more details on calculating a traveling-wave fault location with single-end data.

Impedance Based

This section explains the impedance-based fault location methods using differential current and local current polarization. The relay incorporates a multi-ended fault location algorithm to improve the numerical accuracy of fault location and to identify faulted line sections in three- and four-terminal applications.

Explained first is the principle of the double-ended fault location the relay uses and then provides implementation details for three- and four-terminal lines in the master-master and master-outstation modes.

Figure 5.110 provides a general fault diagram. We can calculate per-unit fault location as follows:

$$m = \frac{\mathrm{Im}(V_L \bullet I_F^*)}{\mathrm{Im}(I_L \bullet Z_L \bullet I_F^*)}$$

Equation 5.66

where:

- Im = the imaginary part of a complex number
- * = the complex conjugate
- I_L = the relay loop current consisting of the three-phase currents per principles of distance protection based on the fault type
- V_L = the loop voltage at the relay location corresponding to the loop current
- Z_L = the positive-sequence impedance of the line
- I_F = the loop current at the fault location




Figure 5.110 Simplified Equivalent Network for Fault Location in Two-Terminal Lines

The method just described is accurate and works for any fault resistance and pre-fault load. Its accuracy is limited only by the accuracy of the involved data and measurements. However, *Equation 5.66* is only theoretical; no one has direct access to the fault current at the fault location.

Single-ended fault location methods that stem from the *Equation 5.66* approach use local measurements to substitute for the unknown fault current. Note that, by the nature of *Equation 5.66*, only the angular position of the fault current is necessary (the magnitude is inconsequential). One method of single-ended fault location uses the local negative-sequence current to approximate the angular position of the fault current at the fault point.

$$m = \frac{\mathrm{Im}(V_L \bullet I_{2L}^*)}{\mathrm{Im}(I_L \bullet Z_L \bullet I_{2L}^*)}$$

Equation 5.67

The negative-sequence network is typically homogeneous, so the angle of the negative-sequence current at the relay location is a very good approximation of the fault current angle at the fault point.

The relay in the 87L master mode measures the fault current explicitly; during internal faults, the differential current is the fault current. Therefore, the relay uses the following conceptual equation for double-ended fault location.

$$m = \frac{\mathrm{Im}(V_L \bullet I_{DIF}^*)}{\mathrm{Im}(I_L \bullet Z_L \bullet I_{DIF}^*)}$$

Equation 5.68

In other words, the relay applies the basic fault location algorithm of *Equation 5.66*, polarized with the differential current. More specifically, the phase-to-ground loops during single-line-to-ground faults in effect use the negative-sequence component in the differential current for polarization (a ground loop, for example).

$$m = \frac{\mathrm{Im}(V_A \bullet I_{2DIF}^*)}{\mathrm{Im}((I_A + k_0 I_0) \bullet Z_L \bullet I_{2DIF}^*)}$$

Equation 5.69

During multiphase faults, the phase-to-phase loops use the following equation (A-B loop, for example).

$$m = \frac{\mathrm{Im}(V_{AB} \bullet (I_{ADIF} - I_{BDIF})^*)}{\mathrm{Im}(I_{AB} \bullet Z_L \bullet (I_{ADIF} - I_{BDIF})^*)}$$

Equation 5.70

Note that the differential current, when it receives compensation for line-charging current in long transmission line and cable applications, is unaffected by shunt line parameters and yields an even better fault location result when it is used to polarize fault location equations.

However, when the quality of data alignment is poor, such as when the channel-based 87L synchronization mode uses a slightly asymmetrical channel, the differential current may be a worse source of polarization than the local negative-sequence current. Therefore, the relay monitors the quality of data synchronization and falls back to polarization with the local negative-sequence current (i.e., reverts to the single-ended method) if either of the following occur.

- The angular difference between the local aligned negative-sequence current and the negative-sequence component in the differential current is greater than 7 degrees, suggesting that the data alignment quality may be sufficient for protection but not for fault location.
- A high-accuracy IRIG-B or PTP timing signal is unavailable for the external-time-based 87L synchronization mode.

Also, if the relay works in the outstation mode, it reverts to the single-ended method; it cannot calculate the differential current and use it for polarization of the fault locator.

The multi-ended method of *Equation 5.68* delivers good results even in non-homogeneous networks, as long as the quality of the 87L data synchronization is high. Upon the fallback resulting from poor or suspected 87L synchronization, the single-ended method of *Equation 5.67* delivers good results as long as the

network is relatively homogeneous. Only in non-homogeneous networks and under poor 87L synchronization would the relay algorithm show increased fault location errors.

In three-terminal line applications, the fault location algorithms at each of the relays assumes the fault to be located on the line section adjacent to its line terminal. Refer to *Figure 5.111*. The T1 relay assumes the fault to be on the T1-T section, the T2 relay assumes the fault to be on the T2-T section, and the T3 relay assumes the fault to be on the T3-T section.




Figure 5.111 Fault Location on Three-Terminal Lines

All relays use the same differential current for polarization in Equation 3.68. Each relay uses its own local voltage, local current, and the line section impedance when running *Equation 5.68*. For example, the T1 relay runs the following fault location equation for the case of *Figure 5.111*.

$$m_1 = \frac{\mathrm{Im}(V_{T1} \bullet I_{DIF}^*)}{\mathrm{Im}(I_{T1} \bullet Z_{T1} \bullet I_{DIF}^*)}$$

Equation 5.71

At this point, if the relay is in outstation mode or has degraded 87L synchronization, the calculation reverts to the single-ended method and uses the local negative-sequence current instead of the differential current for polarization of fault location.

Note that in the case depicted in *Figure 5.111*, the T2 relay calculates the true fault location because the fault is on its local section. The fault is outside of the local sections for the T1 and T3 relays so their fault locators will calculate results greater than 1 pu.

To facilitate faulted line section selection and consistent numerical fault location reporting, the relays exchange fault location results they obtained with *Equation 5.71*. This exchange occurs via a “background communications channel” embedded in the 87L data over the 87L physical channel. This patent-pending method provides limited bandwidth, but it is sufficient for applications such as fault location. Most importantly, this method is very efficient and secure in terms of not affecting 87L data traffic. By using the background communications channel, each relay in the *Figure 5.111* example can access the fault location calculations of its peers. As a result, each relay concludes that the fault is on the T2-T section of the line, at the numerical location m from the T2 terminal, as the T2 relay calculates in pu of the T2-T section length.

This approach to multi-ended fault location has the following advantages.

- The relays use the double-ended method in Equation 3.68 when 87L is precisely synchronized, but they use the single-ended method in *Equation 5.67* as a fallback. This selection of method, which occurs on a per-relay basis, maximizes accuracy and allows outstation relays (if any are in the 87L scheme) to support the fault location and faulted-section identification.
- Faulted-line section identification is always possible as long as there is one master in the 87L scheme, even if the quality of 87L synchronization is poor.
- The information the relays exchange for the benefit of fault location is minimal. In particular, no permanent payload is added to every 87L packet and shared information consists of just a single real number that needs no further processing, averaging, window selection, etc.

In four-terminal applications (see *Figure 5.112*), each relay first assumes that the fault is on its adjacent line section. If this hypothesis is true, the relays report the faulted-line section and the numerical fault location, as in the case of a three-terminal line.




Figure 5.112 Fault Location on Four-Terminal Lines

If the fault appears to be absent from any of the four-line sections adjacent to the line terminals, each relay assumes that the fault is on the middle-line section not directly adjacent to any of the line terminals (Section P-Q in *Figure 5.112*). By knowing that each section adjacent to the line terminals is fault-free, the relays can calculate both the voltages and currents at the P and Q terminals. For example, the T1 relay will calculate the value at its adjacent tap P as follows.

$$V_P = V_{T1} - Z_{T1} \bullet I_{T1}$$

Equation 5.72

$$I_P = I_{T1} + I_{T4}$$

Equation 5.73

Of course, the relays implement *Equation 5.72* to account for self-parameters and mutual parameters of the line.

Subsequently, the T1 relay runs the double-ended fault location algorithm in *Equation 5.68*, with the V_P and I_P currents as the local currents.

$$m = \frac{Im(V_P \bullet I_{DIF}^*)}{Im(I_P \bullet Z_{PQ} \bullet I_{DIF}^*)}$$

Equation 5.74

If the value from *Equation 5.74* is between 0 and 1 pu, the T1 relay reports the fault on the middle PQ section at the distance m from the P tap.

The relay computes distance to fault from data stored in the event reports for the impedance-based fault location method. The relay calculates distance to fault upon satisfaction of all five of the following conditions.

- The fault locator is enabled, setting EFLOC := Y.
- A single-pole open condition does not exist at the time of trigger (i.e., Relay Word bit SPO equals logical 0).
- A phase-distance, ground-distance, residual ground overcurrent, negative-sequence, or time-overcurrent element picks up no later than 15 cycles after a trigger.
- The fault duration is greater than one cycle, as determined by the previously listed asserted protection element(s).
- For networks with a tap point, the relays exchange fault data to calculate the faulted section. To ensure that all relays receive the fault data in a timely manner, set report settings PRE, LER, and SRATE the same in all relays. If these settings are not the same, the relays may not calculate the faulted section correctly.

NOTE: The fault location calculations trigger when either Trip (TR) or Event Report (ER) equations assert. When TR asserts, the letter "T" is appended after the fault type. For example, if the relay trips on an A-Phase-to-ground fault, the fault type is shown as AG T. When ER asserts for the same fault but TR does not assert, then the fault type is shown without the letter "T," i.e., AG. When both TR and ER assert, the fault type is shown as AG T.

Table 5.62 Fault Location Triggering Elements

Fault Type	Protection Element
Ground faults	Z1G–Z5G 67G1–67G4 67Q1–67Q4 51S01–51S10[a] 87LA, 87LB, 87LC, 87LQ, 87LG
Phase faults	Z1P–Z5P 67Q1–67Q4 51S01–51S10[b] 87LA, 87LB, 87LC, 87LQ

[a] Corresponding group setting 51Ok must be set to IxLFM (x = A, B, C, 1), IPLMAX, 3IA2LFM, 3I2L or 3I0L (k = 01–10), 87IxFM (x = A, B, C, 1, Q).

[b] Corresponding group setting 51Ok must be set to IAL, IBL, ICL, I1L, 3I2L, or IMAXL (k = 01–10), IGLFM, 87IQFM, 87IGFM.

For two-terminal lines, three-terminal lines, and four-terminal lines with one tap point, the relay calculates the distance to the fault in per unit of the positive-sequence line impedance Z1RTMAG. For four-terminal lines with two tap points, the relay calculates the distance to the fault in per unit of the positive-sequence line impedance Z1TTMAG.

Use the relay setting LLR, line length, to determine the units that the relay reports for the distance to a fault. For example, if a fault occurs at the midpoint of the protected line and you set LLR to 126 for a line length of 126 kilometers, the result of the relay distance-to-fault calculation is 63.

Distance-to-fault calculation results range from –999.99 to 999.99. If the calculation cannot be determined (e.g., insufficient information) or if the result is outside the specified range, the relay reports the fault location as $$$$.$$.

The relay provides an analog fault location value from the most recent event report, labeled FLOC.

The relay specifies fault type along with the distance to fault. The fault type can be one of the types listed in *Table 5.63*.

Table 5.63 Fault Type

Label	Fault Type
AG	A-Phase-to-ground
BG	B-Phase-to-ground
CG	C-Phase-to-ground
AB	A-Phase-to-B-Phase
BC	B-Phase-to-C-Phase
CA	C-Phase-to-A-Phase
ABG	A-Phase-to-B-Phase-to-ground
BCG	B-Phase-to-C-Phase-to-ground
CAG	C-Phase-to-A-Phase-to-ground
ABC	Three-phase

The relay performs multi-ended fault location calculations if all three of the following conditions are true for 4 cycles before the trigger (TR or ER) to 15 cycles after the trigger:

- 87MTR Relay Word bit is asserted
- 87FLSOK Relay Word bit is asserted
- 87EFD Relay Word bit is deasserted

The following description applies to a multisegmented line. When in the master mode, the relay calculates the fault location for the line segment that it is on. The event summary shows `LOCAL` in the "From" field to indicate that the fault is for the line segment that the relay is on.

Event: `AG T` Location: `39.77` From: `LOCAL` FLM: `ME`

If the fault is on a different line segment, the relay requests the fault location from the remote relays and displays the following.

Event: `AG T` Location: `49.77` From: `REMOTE 1` FLM: `ME`

In this case, the fault is on the line segment of the relay labeled **Remote 1**, and the fault distance is 49.77 units from the Remote 1 relay.

When in outstation mode, the relay always displays the locally-calculated fault information and sends the fault location information to the master relay. After it collects the fault location information from all outstation relays, the master relay displays the information from the remote relay with the faulted line segment.

The relay can calculate fault locations on lines with as many as two tap points. *Figure 5.113* shows a line with two tap points (TAP 1 and TAP 2), and *Table 8.97* describes the settings necessary to configure the fault locator. *Figure 5.113* correlates the settings in *Table 8.97* with the appropriate line segments (only magnitudes shown for brevity). In this example, Relay RL (local relay) is being set. For the discussion below, assume Fault F1 is ten percent from TAP 1.




Figure 5.113 Line With Two TAP Points

It is not necessary to enter the length of the last pieces of the line (between TAP 2 and R2 or TAP 2 and R4). Because the relays communicate with each other, this information is redundant. When a fault occurs, each relay calculates the distance to the fault with reference to the first tap point for that particular relay. For example, for Fault F1, Relay RL determines if the fault is on the portion of the line between RL and TAP 1, and Relay R3 determines if the fault is on the portion of the line between R3 and TAP 1. Relays R2 and R4 do similar calculations with respect to TAP 2.

In this example, all four relays determine that the fault is beyond the first tap point. Each relay now calculates the fault position on the portion of the line between the two tap points with reference to the first tap point for that particular relay. Therefore, Relay RL and R3 report the fault position as 10 percent of the line length between TAP 1 and TAP 2, and Relays R2 and R4 report the fault position as 90 percent of the length between TAP 1 and TAP 2.

For the relay to determine the location correctly, the relay needs to be configured to identify which remote relay is connected to the same TAP point. The setting STRTID provides this information. To set the STRTID, enter the remote relay communications channel that shares the same TAP point. In *Figure 5.113*, set the STRTID for Relay RL by entering the channel that is connected to Relay R3. To set the STRTID setting for Relay R3, enter the channel that is connected to Relay RL. For Relay R2, enter the channel that connects R2 to R4 for the STRTID.

Note that the relay calculates the fault location in this way when the communications among the relays are healthy. If the communications fail, the fault location calculations revert to single-ended fault location calculations.

Table 5.64 Fault Location Relay Word Bit

Name	Description
RSTFLOC	Fault locator analog quantity reset in progress.[a]

[a] Use Global setting RSTFLOC shown in *Table 8.20* to reset the stored fault location analog quantities: FLOC, 87LOC, TWFLOC, CONFLOC, TFROM, and ZBFLM. Relay Word bit RSTFLOC will assert momentarily while the clearing action proceeds.
When reset, the values contained in FLOC, 87LOC, TWFLOC, CONFLOC, TFROM, and ZBFLM are set to a number greater than 10^{37}. Resetting these values has no effect on the event reports stored in the relay, nor does it have an effect on DNP3 event access.

Open-Phase Detection Logic

Some line relaying applications (e.g., circuit breaker failure protection) benefit from fast open-phase detection. The resetting time of the instantaneous overcurrent elements using filtered quantities can be extended after the corresponding phase(s) is open if subsidence current is present. The relay open-phase detector senses an open phase in less than one cycle. This information is used for purposes such as quickly disabling instantaneous overcurrent elements in the circuit breaker failure schemes and open-pole detection.

The open-phase detection logic uses both the half-cycle and one-cycle cosine digital filter data shown in *Table 7.15* to achieve the high-speed response to an open-phase condition. *Table 5.65* lists the output Relay Word bits.

Table 5.65 Open-Phase Detection Relay Word Bits

Name	Description
B1OPHA	Breaker 1 A-Phase open
B1OPHB	Breaker 1 B-Phase open
B1OPHC	Breaker 1 C-Phase open
B2OPHA	Breaker 2 A-Phase open
B2OPHB	Breaker 2 B-Phase open
B2OPHC	Breaker 2 C-Phase open
LOPHA	Line A-Phase open
LOPHB	Line B-Phase open
LOPHC	Line C-Phase open

Pole-Open Logic

The relay pole-open logic detects single-, double-, and three-pole open conditions. The relay uses the same processing for single- and double-pole open conditions. Pole-open logic supervises various protection elements and functions that use analog inputs from the power system (e.g., distance elements, directional elements, LOP logic).

Table 5.66 Pole-Open Logic Settings

Setting	Prompt	Range	Default
EPO	Pole Open Detection	52, V	52
27PO	Undervoltage Pole Open Threshold (V)[a]	1–200	40
SPOD	Single-Pole Open Dropout Delay (cycles)	0.000–60	0.500
3POD	Three-Pole Open Dropout Delay (cycles)	0.000–60	0.500
OPHDO[b]	Line Open Phase Threshold (A)[c]	0.010–5	0.05

[a] 1 V steps

[b] Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

[c] Advanced Global Setting (EGADVS = Y)

Setting EPO (Enable Pole-Open) offers two options for deciding the conditions that signify an open pole. These options are listed in *Table 5.67*.

Table 5.67 EPO Setting Selections

Name	Description
52	Phase undercurrent and circuit breaker auxiliary contact input status
V	Phase undercurrent and phase undervoltage

Set EPO to V only if you use line-side potential transformers for relaying purposes. Do not select option V if shunt reactors are applied because the voltage decays slowly after the circuit breaker(s) opens. If you select EPO := V, the relay can incorrectly declare LOP during a pole-open condition if there is charging current that exceeds the open-pole current threshold.

NOTE: The 3PO, SPOA, SPOB, SPOC, and SPO Relay Word bits shown in *Figure 5.114* are used in some protective elements of the relay. Separate Relay Word bits SPOBKn, 3POBKn, 2POBKn (n = 1 or 2), and 3POLINE are not affected by the EPO setting and are used in the autoreclose logic only—see *Section 6: Autoreclosing in the SEL-400 Series Relays Instruction Manual*.

Table 5.68 Pole-Open Logic Relay Word Bits

Name	Description
SPOA	A-Phase open
SPOB	B-Phase open
SPOC	C-Phase open
SPO	One or two poles open
3PO	All three poles open
27APO	A-Phase undervoltage—pole open
27BPO	B-Phase undervoltage—pole open
27CPO	C-Phase undervoltage—pole open




Figure 5.114 Pole-Open Logic Diagram

Loss-of-Potential Logic

Fuses or molded case circuit breakers often protect the secondary windings of the power system potential transformers. Operation of one or more fuses or molded case circuit breakers results in a loss of polarizing potential inputs to the relay. Loss of one or more phase voltages prevents the relay from discriminating fault distance and direction properly.

An occasional loss-of-potential (LOP) at the secondary inputs of a distance relay is unavoidable but detectable. The relay detects a loss-of-potential condition and asserts Relay Word bits LOP (loss-of-potential detected) and ILOP (internal loss-of-protection from ELOP setting). This allows you to block distance element operation, block or enable forward-looking directional overcurrent elements, and issue an alarm for any true LOP condition.

If line-side PTs are used, the circuit breaker(s) must be closed for the LOP logic to detect a three-phase LOP condition. Therefore, if three-phase potential to the relay is lost while the circuit breaker(s) is open (e.g., the PT fuses are removed while the line is de-energized), the relay cannot detect an LOP when the circuit breaker(s) closes again.

The relay also asserts LOP upon circuit breaker closing for one or two missing PTs. If the relay detects a voltage unbalance with balanced currents at circuit breaker close, then the relay declares a loss-of-potential condition.

Inputs into the LOP logic are as follows:

- 3PO—three-pole open condition
- SPO—single-pole open condition
- OOSDET—out-of-step condition detected
- OST—out-of-step tripping assertion
- V1—positive-sequence voltage (V secondary)
- I1—positive-sequence current (A secondary)
- V0—zero-sequence voltage (V secondary)
- I0—zero-sequence current (A secondary)

All three poles of the circuit breaker(s) must be closed (i.e., Relay Word bit 3PO equals logical 0) and neither Relay Word bit OSB nor OST can be asserted for the LOP logic to operate.

The relay declares an LOP condition (Relay Word bit LOP equals logical 1) if V_1 drops in magnitude by at least 10 percent and there is no corresponding change in I_1 or I_0 magnitude or angle. An LOP condition persisting for 15 cycles causes the LOP logic to latch. LOP resets (Relay Word bit LOP equals logical 0) when V_1 returns to a level greater than 85 percent nominal voltage and V_0 is less than 10 percent of V_1.

The LOP logic requires no settings other than enable setting ELOP.

Setting ELOP := N

If you set ELOP to N, the LOP logic operates but does not disable any voltage-polarized elements. This option is for indication only.

Setting ELOP := Y

If you set ELOP to Y and an LOP condition occurs, the voltage-polarized directional elements and all distance elements are disabled. The forward-looking directional overcurrent elements effectively become nondirectional and provide overcurrent protection during an LOP condition.

Setting ELOP := Y1

If you set ELOP to Y1 and an LOP condition occurs, the voltage-polarized directional elements and all distance elements are disabled. This setting for ELOP also disables the overcurrent elements that these voltage-polarized directional elements control.

Table 5.69 LOP Logic Relay Word Bits

Name	Description
ILOP	Internal loss-of-potential from ELOP setting
LOP	Loss-of-potential detected

Figure 5.115 illustrates how the LOP logic processes an LOP decision. *Figure 5.116* provides a logic diagram for the LOP logic.




Figure 5.115 LOP Logic Process Overview

The following text gives additional description of the steps shown in *Figure 5.115*.

NOTE: When an enabled breaker is set to single-pole open mode, and a single-pole open condition (SPO) occurs, the open-pole voltages are replaced with 0 in the positive-sequence voltage calculation.

(1) Magnitude of positive-sequence voltage is decreasing. Measure positive-sequence voltage magnitude (called $|V_{1(k)}|$, where k represents the present processing interval result) and compare it to $|V_1|$ from one power system cycle earlier (called $|V_{1(k-1\ cycle)}|$). If $|V_{1(k)}|$ is less than or equal to 90 percent $|V_{1(k-1\ cycle)}|$, assert LOP if all of the conditions in the next four steps are satisfied. This is the decreasing delta change in V1 ($-\Delta|V_1| > 10\%$) shown as an input in the logic diagram in *Figure 5.116*.

(2) Positive-sequence current magnitude not changing. Measure positive-sequence current magnitude ($|I_{1(k)}|$) and compare it to $|I_{1(k-1\ cycle)}|$ from one cycle earlier. If this difference is greater than 2 percent nominal current, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as $\Delta|I_1| > 2\%$ in *Figure 5.116*.

(3) Positive-sequence current angle is not changing. Measure positive-sequence current angle ($\angle I_{1k}$) and compare it to $\angle I_{1(k-1\ cycle)}$ from one cycle earlier. If this difference is greater than 5 degrees, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as $\angle I_1 > 5°$ in *Figure 5.116*. If $|I_1|$ is less than 5 percent nominal current (I_{NOM}), this angle check does not block LOP.

(4) Zero-sequence current magnitude is not changing. Measure zero-sequence current magnitude ($|I_{0k}|$) and compare it to $|I_{0(k-1\ cycle)}|$ from one cycle earlier. If this difference is greater than 6 percent nominal current, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as $\Delta|I_0| > 6\%$ in *Figure 5.116*.

(5) Zero-sequence current angle is not changing. Measure zero-sequence current angle ($\angle I_{0k}$) and compare it to $\angle I_{0(k-1\ cycle)}$. If this difference is greater than 5 degrees, the condition measured is not an LOP even if all other conditions are met. This input is labeled as $\angle I_0 > 5°$ in *Figure 5.116*. For security, this declaration requires that $|I_0|$ be greater than 5 percent of nominal current to override an LOP declaration.

If the criteria identified in all five steps listed above are met, the LOP logic declares an LOP condition.

The relay resets LOP logic when all of the following conditions are true for 30 cycles.

1. A decreasing delta change in V_1 is less than 10 percent (see point (1) above).
2. The magnitude of V_1 is larger than 85 percent of VNOM.
3. The magnitude of $|V_0|$ is not larger than 10 percent of magnitude $|V_1|$.




Figure 5.116 LOP Logic

Fault-Type Identification Selection Logic

The Fault-Type Identification Selection Logic is enabled by the Group Setting EFID. This logic identifies the faulted phase(s) for all faults involving ground by comparing the angle between I_0 and I_2. Without 87L protection enabled, the logic uses the locally measured I_0 and I_2 quantities. When the relay is configured for 87L protection and operating in master mode, the logic uses the differential I_0 and I_2 currents as indicated by the 87FIDEN Relay Word bit (total current method), resulting in improved fault identification performance, specifically for high-resistive double-line-to-ground faults. The relay also includes ungrounded fault-type logic based on differential currents, which is used to improve fault-type identification for front-panel targeting and event reporting purposes during complex fault scenarios.

For cases where only zero-sequence current flows through the relay terminal (that is, no negative-sequence current and no positive-sequence current), the fault-type identification selection (FIDS) logic uses single-phase undervoltage elements for faulted phase selection.

The FIDS logic is not active during an SPO (single-pole open) condition (i.e., when SPO equals logical 1) unless 87L protection is enabled. When an 87L-enabled relay is operating in master mode and an SPO condition is present, the relay continues to run the total current FIDS logic. Setting EFID should be set equal to N only when the relay is applied in high-resistance-grounded transmission systems. These systems can challenge the operation of the FIDS logic for phase-to-phase-to-ground faults. Setting EFID equal to N disables the FIDS logic, thereby removing FIDS supervision of phase-distance elements.

For all other applications, EFID must be set equal to Y to ensure proper operation of the phase and ground-distance elements.

NOTE: FTDLG will assert for a double-line-to-ground fault during single-pole open (SPO) conditions if 87L protection is enabled.

Table 5.70 FIDS Relay Word Bits (Sheet 1 of 2)

Name	Description
FIDEN	FIDS logic enabled
87FIDEN	Differential (total current) fault identification enabled
87FIDPH	Ungrounded 87L FID logic enabled
87FTS	87L fault type selected
FSA	A-Phase-to-ground fault or B-Phase to C-Phase-to-ground fault selected
FSB	B-Phase-to-ground fault or C-Phase to A-Phase-to-ground fault selected
FSC	C-Phase-to-ground fault or A-Phase to B-Phase-to-ground fault selected
FTSAG	A-Phase-to-ground fault (total current method)
FTSBG	B-Phase-to-ground fault (total current method)
FTSCG	C-Phase-to-ground fault (total current method)
FTSLG	Single-phase-to-ground fault detected (total current method)
FTDLG	Double-line-to-ground fault detected (total current method)
FTSABG	ABG fault (total current method)
FTSBCG	BCG fault (total current method)
FTSCAG	CAG fault (total current method)
FTSA	A-Phase fault detected (total current method)
FTSB	B-Phase fault detected (total current method)
FTSC	C-Phase fault detected (total current method)

Table 5.70 FIDS Relay Word Bits (Sheet 2 of 2)

Name	Description
FTSG	Ground fault detected (total current method)
FTPH	Ungrounded phase-to-phase fault (total current method)
FTSAB	AB fault (total current method)
FTSBC	BC fault (total current method)
FTSCA	CA fault (total current method)
FTSABC	ABC fault (total current method)

Ground Directional Element

The relay offers a choice of three independent directional elements to supervise the ground-distance elements and directional residual ground overcurrent elements (67G*n*, where *n* = 1–4) during ground faults. You can also use the ground directional element for torque control. Internal logic selects the best choice automatically. *Table 5.71* lists the directional elements the relay uses to provide ground directional decisions.

The negative-sequence voltage-polarized directional element 32QG listed in *Table 5.71* supervises the ground-distance elements and residual ground directional overcurrent elements. The negative-sequence voltage-polarized directional element 32Q illustrated in *Figure 5.125* only supervises the phase-distance elements.

The relay internal logic selects the best choice for directional supervision according to prevailing power system conditions during the ground fault. The logic determines the best choice for the ground directional element (32G) from among the negative-sequence voltage-polarized directional element (32QG), zero-sequence voltage-polarized directional element (32V), or the zero-sequence current-polarized directional element (32I). The ground directional element also supervises the quadrilateral ground-distance elements.

During the single-pole open condition (SPO is a logical 1), the relay supervises the ground directional element with an open-pole directional element. The purpose of this directional element is to ensure secure operation of the distance elements during the single-pole open condition. The operation of the single-pole open directional element is indicated by the 32SPOF and the 32SPOR Relay Word bits.

Because the single-pole open directional element may operate as a result of unbalance currents generated during the single-pole open condition, it is recommended that ground and negative-sequence overcurrent elements that are used for single-pole tripping be supervised by the single-pole open condition. To supervise overcurrent elements during the single-pole open condition, set the element torque control equation (67G*n*TC or 67Q*n*TC, where *n* = 1–4) equal to NOT SPO.

Settings

If you set E32 to AUTO, the relay automatically calculates the settings shown in *Table 5.71*.

Table 5.71 Ground Directional Element Settings AUTO Calculations

Setting	Equation
50FP	$0.12 \cdot I_{NOM}$
50RP	$0.08 \cdot I_{NOM}$
Z2F	0.5 • Z1MAG
Z2R	$Z2F + 1/(2 \cdot I_{NOM})$
a2	0.1
k2	0.2
Z0F	0.5 • Z0MAG
Z0R	$Z0F + 1/(2 \cdot I_{NOM})$
a0	0.1

If you set E32 = Y, you can change the settings listed in *Table 5.71*.

Use caution when you set E32 = AUTO, as it is not appropriate for all applications. Systems with a strong negative-sequence source (i.e., equivalent negative-sequence impedance of less than $2.5/I_{NOM}$ in ohms) can use E32 = AUTO. It is best to use E32 = AUTO2 with the settings in *Table 5.72* if any of the following apply:

- The negative-sequence impedance of the source is greater than $2.5/I_{NOM}$ in ohms.
- The line impedance is unknown.
- A non-fault condition occurs, such as a switching transformer energization causing the negative-sequence voltage to be approximately zero.

Table 5.72 Ground Directional Element Preferred Settings

Name	5 A nominal	1 A nominal
E32	AUTO2	AUTO2
Z2F	–0.30	–1.5
Z2R	0.30	1.5
Z0F	–0.30	–1.5
Z0R	0.30	1.5
50FP	0. 50 A	0.10 A
50RP	0. 25 A	0.05 A
a2	0.10	0.10
k2	0.20	0.20
a0	0.10	0.10

The preferred settings in *Table 5.72* will provide equal or better protection than E32 = AUTO for most systems.

50FP and 50RP

Setting 50FP is the threshold for the current level detector that enables forward decisions for both the negative- and zero-sequence voltage-polarized directional elements. If the magnitude of $3I_2$ or $3I_0$ is greater than 50FP, the corresponding directional element can process a forward decision.

Setting 50RP is the threshold for the current level detector that enables reverse decisions for both the negative- and zero-sequence voltage-polarized directional elements. If the magnitude of $3I_2$ or $3I_0$ is greater than 50RP, the corresponding directional element can process a reverse decision.

Z2F and Z2R

Setting Z2F is the forward threshold for the negative-sequence voltage-polarized directional element. If the relay measures the apparent negative-sequence impedance z2 less than Z2F, the relay declares the unbalanced fault to be forward.

Setting Z2R is the reverse threshold for the negative-sequence voltage-polarized directional element. If the relay measures apparent negative-sequence impedance z2 greater than Z2R, the relay declares the unbalanced fault to be reverse.

a2 and k2

Positive-sequence current restraint factor a2 compensates for highly unbalanced systems. Unbalance is typical in systems that have many untransposed lines. This factor also helps prevent misoperation during current transformer saturation. The a2 factor is the ratio of the magnitude of negative-sequence current to the magnitude of positive-sequence current, $|I_2|/|I_1|$. If the measured ratio exceeds a2, the negative-sequence voltage-polarized directional element is enabled. Typically, you can apply the default calculations in *Table 5.71*.

Zero-sequence current restraint factor k2 also compensates for highly unbalanced systems. This factor is the ratio of the magnitude of negative-sequence current to the magnitude of zero-sequence current, $|I_2|/|I_0|$. If the measured ratio exceeds k2, the negative-sequence voltage-polarized directional element is enabled. If the measured ratio is less than k2, the zero-sequence voltage-polarized directional element is enabled. Typically, you can apply the default calculations that appear in *Table 5.71*.

Z0F and Z0R

Setting Z0F is the forward threshold for the zero-sequence voltage-polarized directional element. If the relay measures apparent zero-sequence impedance z0 less than Z0F, the relay declares the unbalanced fault to be forward.

Setting Z0R is the reverse threshold for the zero-sequence voltage-polarized directional element. If the relay measures apparent zero-sequence impedance z0 greater than Z0R, then the relay declares the unbalanced fault to be reverse.

Typically, you can apply the default calculations that appear in *Table 5.71* for the settings Z2F, Z2R, Z0F, and Z0R. For series-compensated lines, calculate each of these settings separately. The forward threshold setting must be less than the corresponding reverse threshold setting to avoid the situation where the measured apparent impedance satisfies both forward and reverse conditions.

a0

Positive-sequence current restraint factor a0 is the ratio of the magnitude of zero-sequence current to the magnitude of positive-sequence current, $|I_0|/|I_1|$. If the relay measures a ratio greater than a0, the zero-sequence voltage-polarized directional element is enabled. Typically you can apply the default calculations that appear in *Table 5.71*.

ORDER

The relay uses Best Choice Ground Directional Element logic to determine the order in which the relay selects 32QG, 32V, or 32I to provide directional decisions for the ground-distance elements and the residual ground directional overcurrent elements. Directional element classification is as follows:

- Q—Negative-sequence voltage-polarized directional element (32QG)
- V—Zero-sequence voltage-polarized directional element (32V)
- I—Zero-sequence current-polarized directional element (32I)

You can set ORDER with any combination of Q, V, and I. The listed order of these directional elements determines the priority that these elements operate to provide the ground directional element.

Set E32 := Y to edit the ground directional element settings. If you set E32 := Y the relay hides certain relay settings depending on the setting ORDER.

If ORDER does not contain Q, the relay hides the Z2F, Z2R, a2, and k2 settings. If ORDER does not contain V, the relay hides the Z0F and Z0R settings. If ORDER contains only Q, the relay hides settings a0, E32IV, Z0F, and Z0R. For most systems it is recommended to use ORDER = Q. If a loss of a line or generator can result in a loss of a negative-sequence source AND no zero-sequence mutual coupling from a parallel line is present, then select ORDER = QV.

E32IV

SELOGIC control equation setting E32IV must be asserted to enable the zero-sequence voltage-polarized or zero-sequence current-polarized directional elements. This provides directional control of the ground-distance elements and directional residual ground overcurrent elements.

Directional Element Enables

The Relay Word bits shown in *Table 5.73* indicate when the relay has enabled the ground directional element.

Table 5.73 Ground Directional Element Enables

Name	Description
32QE	Negative-sequence voltage-polarized directional element enable—phase faults
32QGE	Negative-sequence voltage-polarized directional element enable—ground faults
32VE	Zero-sequence voltage-polarized directional element enable—ground faults
32IE	Zero-sequence current-polarized directional element enable—ground faults

Figure 5.117 and *Figure 5.118* correspond to *Table 5.73*.




Figure 5.117 32Q and 32QG Enable Logic Diagram





Figure 5.118 32V and 32I Enable Logic Diagram

Table 5.74 Ground Directional Element Relay Word Bits


Name	Description
32SPOF	Forward open-pole directional declaration
32SPOR	Reverse open-pole directional declaration
50QF	Forward negative-sequence supervisory current level detector
50QR	Reverse negative-sequence supervisory current level detector
32QE	32Q internal enable
32QGE	32QG internal enable
50GF	Forward zero-sequence supervisory current level detector
50GR	Reverse zero-sequence supervisory current level detector
32VE	32V internal enable
32IE	32I internal enable
32GF	Forward ground directional declaration
32GR	Reverse ground directional declaration
F32I	Forward current polarized zero-sequence directional element
R32I	Reverse current polarized zero-sequence directional element
F32V	Forward voltage-polarized zero-sequence directional element
R32V	Reverse voltage-polarized zero-sequence directional element
F32QG	Forward negative-sequence ground directional element
R32QG	Reverse negative-sequence ground directional element

NOTE: Once a directional decision is made from one of the elements, the relay blocks the other two elements regardless of priority, unless it can no longer make the directional decision.




① From *Figure 5.98*. ② From *Figure 5.99*. ③ To *Figure 5.101*. ④ To *Figure 5.102*. ⑤ To *Figure 5.103*.

Figure 5.119 Best Choice Ground Directional Logic




① From *Figure 5.117*. ② From *Figure 5.119*.

Figure 5.120 Negative-Sequence Voltage-Polarized Directional Element Logic



① From *Figure 5.117*. ② From *Figure 5.119*.

Figure 5.121 Zero-Sequence Voltage-Polarized Directional Element Logic



① From *Figure 5.117*. ② From *Figure 5.119*.

Figure 5.122 Zero-Sequence Current-Polarized Directional Element Logic




Figure 5.123 Ground Directional Element Output Logic Diagram

Table 5.75 Reference Table for *Figure 5.120*–*Figure 5.122*

Name	Description
z2	Negative-sequence voltage-polarized directional element impedance calculation
Z2FTH	Negative-sequence voltage-polarized directional element forward threshold calculation
Z2RTH	Negative-sequence voltage-polarized directional element reverse threshold calculation
z0	Zero-sequence voltage-polarized directional element impedance calculation
Z0FTH	Zero-sequence voltage-polarized directional element forward threshold calculation
Z0RTH	Zero-sequence voltage-polarized directional element reverse threshold calculation
32I	Zero-sequence current-polarized directional element calculation
32IFTH	Zero-sequence current-polarized directional element forward threshold calculation
32IRTH	Zero-sequence current-polarized directional element reverse threshold calculation

Ground Directional Element Equations

For legibility, these equations use vector quantities, defined in *Table 5.76*. The analog quantities are listed in *Section 12: Analog Quantities*.

Table 5.76 Vector Definitions for *Equation 5.75–Equation 5.87*

Vector	Analog Quantities	Description
V_2	1/3 [3V2FIM] ∠ 3V2FIA	Negative-sequence voltage
V_0	1/3 [3V0FIM] ∠ 3V0FIA	Zero-sequence voltage
I_2	1/3 [L3I2FIM] ∠ L3I2FIA	Negative-sequence current
IG	LIGFIM ∠ LIGFIA	Zero-sequence current
IP	IPFIM ∠ IPFIA[a]	Polarizing current

[a] The polarizing current angle quantity, IPFIA, is an internal quantity only and is not available as an analog quantity.

32QG

Directional Calculation

$$z2 = \frac{\mathrm{Re}[V_2 \bullet (I_2 \bullet 1\angle Z1ANG)^*]}{|I_2|^2}$$

Equation 5.75

Forward Threshold

If Z2F is less than or equal to 0:

$$Z2FTH = 0.75 \bullet Z2F - 0.25 \bullet \left|\frac{V_2}{I_2}\right|$$

Equation 5.76

Z2F is greater than 0:

$$Z2FTH = 1.25 \bullet Z2F - 0.25 \bullet \left|\frac{V_2}{I_2}\right|$$

Equation 5.77

Reverse Threshold

If Z2R is greater than or equal to 0:

$$Z2RTH = 0.75 \bullet Z2R + 0.25 \bullet \left|\frac{V_2}{I_2}\right|$$

Equation 5.78

If Z2R is less than 0:

$$Z2RTH = 1.25 \bullet Z2R + 0.25 \bullet \left|\frac{V_2}{I_2}\right|$$

Equation 5.79

32V

Directional Calculation

$$z0 = \frac{\mathrm{Re}[3V_0 \bullet (I_G \bullet 1\angle Z0ANG)^*]}{|I_G|^2}$$

Equation 5.80

Forward Threshold

If Z0F is less than or equal to 0:

$$Z0FTH = 0.75 \bullet Z0F - 0.25 \bullet \left|\frac{3V_0}{I_G}\right|$$

Equation 5.81

If Z0F is greater than 0:

$$Z0FTH = 1.25 \bullet Z0F - 0.25 \bullet \left|\frac{3V_0}{I_G}\right|$$

Equation 5.82

Reverse Threshold

If Z0R is greater than or equal to 0:

$$Z0RTH = 0.75 \bullet Z0R + 0.25 \bullet \left|\frac{3V_0}{I_G}\right|$$

Equation 5.83

If Z0R is less than 0:

$$Z0RTH = 1.25 \bullet Z0R + 0.25 \bullet \left|\frac{3V_0}{I_G}\right|$$

Equation 5.84

32I

Directional Calculation

$$32I = \mathrm{Re}[I_G \bullet I_P^*]$$

Equation 5.85

where:

IP = Polarizing current

Forward Threshold

$$32IFTH = 0.01 \bullet (InX \text{ nominal rating}) \bullet (\text{nominal current rating})$$

Equation 5.86

Reverse Threshold

$$32IFTH = -0.01 \bullet (InX \text{ nominal rating}) \bullet (\text{nominal current rating})$$

Equation 5.87

Phase and Negative-Sequence Directional Elements

Phase (32P) and negative-sequence voltage-polarized (32Q) directional elements supervise the phase-distance elements. 32Q has priority over 32P. Relay Word bit ZLOAD (load impedance detected) disables the 32P element. The 32Q element operates for all unbalanced faults.

When E32 := AUTO or AUTO2, you do not need to enter settings for 32Q or 32P elements. However, if you set E32 (directional control) to Y, the settings you enter for 50FP, 50RP, Z2F, Z2R, and a2 affect the 32Q element (see *Ground Directional Element on page 5.181* for more details).

Table 5.77 Phase and Negative-Sequence Directional Elements Relay Word Bits

Name	Description
F32P	Forward phase directional declaration
R32P	Reverse phase directional declaration
F32Q	Forward negative-sequence directional declaration
R32Q	Reverse negative-sequence directional declaration
32QF	Forward negative-sequence overcurrent directional declaration
32QR	Reverse negative-sequence overcurrent directional declaration





Figure 5.124 32P, Phase Directional Element Logic Diagram



The stability counter can add as much as a 0.5 cycle delay. This prevents the logic from toggling between forward and reverse declarations and gives other protection elements that rely on the directional decision time to operate.

Figure 5.125 32Q, Negative-Sequence Directional Element Logic Diagram

CVT Transient Detection

The relay detects CVT (capacitor voltage transformer) transients that can cause Zone 1 distance elements to overreach during external faults. If CVT transient blocking is enabled and the relay detects a high SIR (source-to-impedance ratio) when a Zone 1 distance element is picked up, the relay delays tripping for as long as 1.5 cycles to allow the CVT transients to stabilize.

You do not need to enter settings. The relay adapts automatically to different system SIR conditions by monitoring the measured voltage and current.

If the distance calculation does not change significantly (i.e., is smooth), the relay unblocks CVT transient blocking resulting from low voltage and low current during close-in faults driven by a source with a high SIR. Therefore, Zone 1 distance elements operate without significant delay for close-in faults.

Consider using CVT transient detection logic when you have both of the following conditions:

- SIR greater than or equal to five
- CVTs with AFSC (active ferroresonance-suppression circuits)

The following conditions can aggravate CVT transients:

- CVT secondary with a mostly inductive burden
- A low C value CVT, as defined by the manufacturer

Table 5.78 CVT Transient Detection Logic Relay Word Bit

Name	Description
CVTBL	CVT transient blocking active




Figure 5.126 CVT Transient Detection Logic

SIR is defined as follows:

$$SIR = \frac{Z_{1S}}{Z_R}$$

where:

Z1S = positive-sequence source impedance

ZR = distance element reach

Use the Zone 1 distance element reach (Z1MP, Z1MG, or XG1) since the CVT transient detection logic only supervises Zone 1 distance protection.

Series-Compensation Line Logic

NOTE: The -0 relay does not provide series-compensated line protection logic.

The relay includes logic to detect when a fault is beyond a series capacitor (a series capacitor can possibly cause Zone 1 overreach). The relay blocks the Zone 1 elements until the series-compensation logic determines that the fault is between the relay and the series capacitor (i.e., the fault is on the protected line section).

The value that you enter for setting XC depends on the position of the series-compensation capacitor(s) relative to the relay potential transformers. Capacitors can be on either end of a line, in the middle of a line, or at both ends of a line. Capacitors that are external to a protected line section can have an effect if infeed conditions are present.

In applications where there is a series capacitor on an adjacent line, for any relays on non-compensated lines, set ESERCMP := Y and XC := OFF. This allows the Zone 1 element to be set to the desired sensitivity, yet still be secure during the voltage reversal that will occur when a neighboring compensated line experiences a fault.

For more information on setting the relay for series-compensated lines see *SEL Application Guide 2000-11: Applying the SEL-321 Relay on Series-Compensated Systems*.

Load-Encroachment Logic

The load-encroachment logic prevents load from causing phase protection to operate. You can set the phase-distance and phase overcurrent elements independent of load. Two independent positive-sequence impedance characteristics monitor the positive-sequence load impedance (Z_1) for both export and import load. The positive-sequence voltage-polarized directional element (32P) is blocked when the load-encroachment logic is enabled and load is detected. The phase-distance elements cannot operate during balanced system conditions unless the logic asserts the 32P element.

Figure 5.127 illustrates the load-encroachment logic. The logic operates only if the positive-sequence current (I_1) is greater than the positive-sequence threshold (10 percent of the nominal relay current). Relay Word bit ZLOUT indicates that load is flowing out with respect to the relay (an export condition). Relay Word bit ZLIN indicates that load is flowing in with respect to the relay (an import condition). *Figure 5.128* illustrates load-encroachment settings and corresponding characteristics in the positive-sequence impedance plane. Either Relay Word bit ZLOUT or ZLIN asserts if the relay measures a positive-sequence impedance that lies within the corresponding hatched region. Relay Word bit ZLOAD is the OR combination of ZLOUT and ZLIN.




Figure 5.127 Load-Encroachment Logic Diagram




Figure 5.128 Load-Encroachment Characteristics

Table 5.79 Load-Encroachment Logic Relay Word Bits

Name	Description
ZLOAD	ZLIN OR ZLOUT
ZLIN	Import load impedance detected
ZLOUT	Export load impedance detected

Out-of-Step Logic (Conventional)

The relay offers both conventional and settingless (zero-setting) out-of-step (OOS) functions. To use the conventional OOS function, set EOOS = Y. To use the zero-setting OOS function, set EOOS = Y1.

The out-of-step (OOS) logic determines whether a power swing is stable. This relay logic can be set to either block distance protection or allow tripping when the measured positive-sequence impedance (Z_1) remains between inner Zone 6 and outer Zone 7 longer than either the OOS blocking delay (setting OSBD) or the OOS tripping delay (setting OSTD), respectively (refer to *Figure 5.129*).

NOTE: E50Q must be set to 1 or greater for enabling 67Q1T override of OOS blocking for Zone 1 (see *Figure 5.154*, *Figure 5.158*, and *Figure 5.161*).

The OOS logic detects all power swings that enter the OOS characteristics, even if a single-pole open condition exists (Relay Word bit SPO equals logical 1). If either negative-sequence directional element 67QUBF or 67QUBR (67Q1T for Zone 1) picks up during a power swing and a single-pole open condition does not exist (Relay Word bit SPO equals logical 0), the logic overrides OOS blocking (i.e., an unbalanced fault has occurred). The negative-sequence current level detector 50QUB determines the sensitivity of the 67QUBF or 67QUBR elements, for all zones except Zone 1.

All resistive reach settings are configured parallel to the line angle. All reactance reach settings are set perpendicular to the line angle.




Figure 5.129 OOS Characteristics

If a three-phase fault occurs during a power swing that has operated the OOS logic, the logic also overrides OOS blocking; a set of internally derived inner blinders encompasses the protected line and detects internal three-phase faults. The OOS logic can also detect a power swing when a single-pole open condition exists; for such a case, the logic can block both phase and ground-distance protection.

The following rules apply when you set the OOS logic:

- You can enable the OOS logic when setting Z1ANG is greater than 45 degrees.
- Settings X1T6, X1T7, R1R6, and R1R7 must be set to a positive value.
- Settings X1B6, X1B7, R1L6, and R1L7 must be set to a negative value.
- Setting R1R6 must be set less than R1R7.
- Setting R1L6 must be set greater than R1L7.
- Setting X1T6 must be set less than X1T7.
- Setting X1B6 must be set greater than X1B7.
- The minimum separation between settings R1R6 and R1R7 is 0.25/I_{NOM}.
- The minimum separation between settings R1L6 and R1L7 is 0.25/I_{NOM}.
- The minimum separation between settings X1T6 and X1T7 is 0.25/I_{NOM}.

- The minimum separation between settings X1B6 and X1B7 is 0.25/I_{NOM}.
- Setting OSBD must be greater than OSTD by a minimum of 0.5 cycle.

Table 5.80 OOS Logic Relay Settings

Setting	Prompt	Range	Default (5 A)
EOOS	Out-of-Step	Y, Y1, N	N
OOSB1	Block Zone 1	Y, N	Y
OOSB2	Block Zone 2	Y, N	Y
OOSB3	Block Zone 3	Y, N	Y
OOSB4	Block Zone 4	Y, N	N
OOSB5	Block Zone 5	Y, N	N
OSBD[a]	Out-of-Step Block Time Delay (cycles)	0.500–8000	2.000
OSBLTCH[a]	Latch Out-of-Step Blocking[b]	Y, N	N
EOOST	Out-of-Step Trip Delay[c]	N, I, O, C	N
OSTD[a]	Out-of-Step Trip Delay (cycles)	0.500–8000	0.500
X1T7[a]	Zone 7 Reactance—Top (Ω)	(0.25–700)/I_{NOM}	23.00
X1T6[a]	Zone 6 Reactance—Top (Ω)	(0.25–700)/I_{NOM}	21.00
R1R7[a]	Zone 7 Resistance—Right (Ω)	(0.25–700)/I_{NOM}	23.00
R1R6[a]	Zone 6 Resistance—Right (Ω)	(0.25–700)/I_{NOM}	21.00
X1B7[a,d]	Zone 7 Reactance—Bottom (Ω)	(–0.25–700)/I_{NOM}	–23.00
X1B6[a,d]	Zone 6 Reactance—Bottom (Ω)	(–0.25–700)/I_{NOM}	–21.00
R1L7[a,d]	Zone 7 Resistance—Left (Ω)	(–0.25–700)/I_{NOM}	–23.00
R1L6[a,d]	Zone 6 Resistance—Left (Ω)	(–0.25–700)/I_{NOM}	–21.00
50ABCP[d]	Pos.-Seq. Current Supervision (A)	(0.20–20) • I_{NOM}	1.00
50QUBP[a,d]	Neg.-Seq. Current Supervision (A)	(OFF, 0.10–20) • I_{NOM}	OFF
UBD[a,d]	Neg.-Seq. Current Unblock Delay (cycles)	0.500–120	0.500
UBOSBF[a,d]	Out-of-Step Angle Unblock Rate	1–10	4
OOSPSC	No. of Pole Slips Before Tripping	1–10	1

[a] Hidden when EOOS = Y1.

[b] The OSB (Out-of-Step Blocking) logic resets automatically after it asserts for more than 2 seconds. You can latch OSB if the power swing moves outside of Zone 6 before the two-second timer expires.

[c] Option I enables tripping on the way into Zone 6; option O enables tripping on the way out of Zone 6; option N disabled OST (Out-of-Step Trip).

[d] Advanced Setting if EADVS := Y. If the Advanced Settings are not enabled (setting EADVS := N), the relay hides the setting.

Table 5.81 OOS Logic Relay Word Bits (Sheet 1 of 2)

Name	Description
50ABC	Positive-sequence current level detector
X6ABC	Zone 6
X7ABC	Zone 7
UBOSB	Unblock out-of-step blocking
OSB	Out-of-step blocking

Table 5.81 OOS Logic Relay Word Bits (Sheet 2 of 2)

Name	Description
OSTI	Incoming out-of-step tripping
OSTO	Outgoing out-of-step tripping
OST	Out-of-step tripping
67QUBF	Negative-sequence forward directional element
67QUBR	Negative-sequence reverse directional element
OOSDET	OOS condition detected
OSB1	Block Zone 1 during out-of-step condition
OSB2	Block Zone 2 during out-of-step condition
OSB3	Block Zone 3 during out-of-step condition
OSB4	Block Zone 4 during out-of-step condition
OSB5	Block Zone 5 during out-of-step condition
OSBA	A-Phase out-of-step blocking
OSBB	B-Phase out-of-step blocking
OSBC	C-Phase out-of-step blocking




Figure 5.130 OOS Positive-Sequence Measurements




Figure 5.131 OOS Override Logic

NOTE: Setting OSTD is hidden and forced to a default value of 0.5 cycles if EOOS = Y1 or EOOST = N.




Figure 5.132 OOS Logic Diagram




Figure 5.133 Open-Pole OSB Unblock Logic

The out-of-step logic (conventional) function also incorporates the dependable power-swing blocking. Use this logic for a slow-clearing fault right behind or at the remote end of a transmission line on a marginally stable network. See *Dependable Power-Swing Blocking Function on page 5.208*.

Out-of-Step Logic (Zero Settings)

Use the zero-setting out-of-step (OOS) blocking function element when the slip frequency of your system is in the 0.1 to 7 Hz range. (For more information, download the technical paper *Zero-Setting Power-Swing Blocking Protection by G. Benmouyal, Daqing Hou, and Demetrios Tziouvaras* from the SEL website). This scheme uses a continuous measurement to reliably detect power swings and is superior to the traditional scheme based on blinders and timers.

To use the conventional power swing blocking function, set EOOS = Y.


To use the zero-setting power swing blocking function, set EOOS = Y1.

Table 5.82 Out-of-Step Logic (Zero Settings) Relay Word Bits

Name	Description
OSB	Out-of-step blocking
SSD	Out-of-step swing signature detected
SD	Swing center voltage slope detected
R1T	Positive-sequence resistance within inner resistance blinder
X6T	Positive-sequence reactance within Zone 6 reactance blinder
R6T	Positive-sequence resistance within Zone 6 resistance blinder
RR6	Positive-sequence resistance within Zone 6 right resistance blinder
RL6	Positive-sequence resistance within Zone 6 left resistance blinder
X7T	Positive-sequence reactance within Zone 7 reactance blinder
R7T	Positive-sequence resistance within Zone 7 resistance blinder
RR7	Positive-sequence resistance within Zone 7 right resistance blinder
RL7	Positive-sequence resistance within Zone 7 left resistance blinder
DOSB	Dependable out-of-step blocking asserted

No-Setting OOS Blocking Base Block Diagram

The zero-setting out-of-step blocking function is based on the five functional blocks shown in *Figure 5.134*. These blocks are the swing-center voltage slope detector, the swing signature detector, the reset conditions, the dependable out-of-step blocking detector, and the three-phase fault detector. Notice that when either SD (swing-center voltage slope detector) or SSD (swing signature detector) asserts, the Latch is set, and OSB_I and OSB are also latched. OSB_I is an internal Relay Word bit and is not visible to the user.



* See *Figure 5.139*

** See *Figure 5.144*

Figure 5.134 Zero-Setting OOS Blocking Function

Swing Center Voltage (SCV) Processing and Analog Variables

The detection of a network power swing condition is based on monitoring the rate-of-change of the positive-sequence swing-center voltage. For the purpose of implementing the function, the following analog variables are used.

- SCV1: per-unit positive-sequence swing-center voltage
- dSCV1_Unflt: unfiltered derivative of the positive-sequence swing-center voltage
- dSCV1_UF: ultra-fast derivative (filtered) of the positive-sequence swing-center voltage
- dSCV1_F: fast derivative (moderately filtered) of the positive-sequence swing-center voltage
- dSCV1_S: slow derivative (most filtered) of the positive-sequence swing-center voltage
- d2SCV1_UF: ultra-fast second derivative (not filtered) of the positive-sequence swing-center voltage

Swing Center Voltage Slope Detector

In *Figure 5.135*, the top four comparators determine whether the swing is fast (dSCV1_F remains asserted for 1.75 cycles) or slow (dSCV1_S remains asserted for 5 cycles) for both negative and positive slopes, if the supervision conditions are met. The supervision conditions are:

- No power swing is in progress (OSB_I is deasserted), and no Zone 2–5 distance elements are asserted or
- The absolute value of dSCV1_UF is greater than 0.55) *or*
- The absolute value of dSCV1_UF is lower than 0.55 but greater than 0.2 *and* the absolute value of d2SCV1_UF is greater than 0.23.

Therefore, if OR Gate OR 1 does not assert, one of the timers (Timer 1–4) starts timing. If the conditions prevail, the top input of AND Gate AND 5 asserts after the appropriate timer expires.




Figure 5.135 Swing Center Voltage Slope Detection Logic

The bottom input of AND Gate AND 5 asserts when the following is true.

- The absolute value of the SCV1 is above 0.05 *and*
- The enable out-of-step setting (EOOST) is either I, O, or C *and* the positive-sequence impedance is in Zone 7 (Z1ZN7) *or*
- If out-of-step tripping is not selected (EOST = N), then the following conditions must be true: the absolute value of the SCV1 is below 0.85 *and* the positive-sequence impedance is in the Starter Zone (Z1ZNS)

When AND Gate AND 5 asserts, SD asserts. When SD asserts, the Latch in *Figure 5.134* asserts, causing OSB_I and OSB to assert.

Figure 5.135 includes two checks for Z1, the positive-sequence impedance: whether Z1 is in the Starter Zone (see *Figure 5.136*) and whether Z1 is in Zone 7 (see *Figure 5.129*).

The purpose of the starter zone is to reduce the sensitivity of the power-swing detector by allowing the PSB elements to assert only for those trajectories of the positive-sequence impedance (Z1) that could possibly move into the characteristic of any distance element during a power swing. The area of the starter zone is a rectangle that encompasses all the distance characteristics that must be blocked during a power swing, as shown in *Figure 5.136*. Furthermore, if the out-of-step tripping (OST) is enabled, the starter zone also encompasses the largest relay characteristic set for the OST logic (Zone 7; see *Out-of-Step Tripping (OST)—Zero Settings Element on page 5.214*). The algorithm automatically calculates the Starter Zone from the Z2MP–Z5MP, XP2–XP5, and RP2–RP5 Group settings, using the following equations:

R_SZ = max [(2 • Z2MP)OOSB2, (1.5 • Z3MP)OOSB3, (1.5 • Z4MP)OOSB4, (1.5 • Z5MP)OOSB5, (2 • RP2)OOSB2, (1.5 • RP3)OOSB3, (1.5 • RP4)OOSB4, (1.5 • RP5)OOSB5]

X_SZ = max [(3 • Z2MP)OOSB2, (2 • Z3MP)OOSB3, (2 • Z4MP)OOSB4, (2 • Z5MP)OOSB5), (3 • XP2)OOSB2, (2 • XP3)OOSB3, (2 • XP4)OOSB4, (2 • XP5)OOSB5)]




Figure 5.136 Starter Zone Characteristic

The slope detector typically detects the majority of power-swing conditions. However, there are some system conditions for which the slope detector may not operate. To ensure correct relay power-swing operation, the OSB function also includes two additional detectors: a swing signature detector and a dependable PSB detector.

The Swing Signature Detector

The swing signature detector (SSD) complements the slope detector and supplements the dependable PSB logic. To distinguish a power swing from a system fault, the swing signature detector uses the combination of a step change in the system voltage and the assertion of distance-element-based protection elements (see *Figure 5.137*).




Figure 5.137 Swing Signature Detector Logic

In particular, if distance elements pick up without an associated step change in the system voltage, the swing signature detector declares this as a power swing condition and asserts Output SSD. However, if distance elements pick up and there is an associated step change in the system voltage, the swing signature detector does not assert as this is considered a system fault.

Figure 5.138 shows the logic for the swing signature detector. When both inputs into AND 1 asserts, SSD (the swing signature detection) asserts. The top input into AND 1 consists of the phase-distance elements (Z2P–Z5P) and ground-distance elements (Z2G–Z5G) set to be blocked during a power swing.

Enable each distance zone you want included in the power swing blocking function on an individual basis with the OOSB2–OOSB5 settings. Note that you include both phase-distance element (Z2P–Z5P) and ground-distance elements (Z2G–Z5G) with the OOSB2–OOSB5 settings. Phase-distance elements included in the power swing blocking function are further supervised by the OSB unbalance reset conditions (67QUBF, see *Figure 5.149*) and open-pole conditions. Similarly, ground-distance elements included in the power swing blocking function are further supervised by open-pole conditions.

If any of these distance elements asserts (no supervisory conditions), then the top input into AND 1 asserts.

In a separate calculation, the algorithm calculates and stores three cycles of the absolute values of the first order derivative, dSCV1_unfilt, in a buffer. From these values, the algorithm calculates dSCV1_unfiltMAX, the maximum value of dSCV1_unfilt over the three cycles.

For the summation, the logic uses values from the oldest cycle of the three-cycle buffer (i.e., two cycle old values). This choice of values effectively delays the assertion of the bottom leg of AND 1 for at least two and a half cycles. If three samples in the buffer exceed 5 percent of dSCV1_unfiltMAX, and if dSCV1_unfiltMAX is greater than 0.001, the bottom leg of AND 1 asserts.




Figure 5.138 Swing Signature Detector Logic

Reset Conditions Function

The Reset Conditions logic corresponding to the block with the same name in *Figure 5.134* is shown in *Figure 5.139*.

As shown in *Figure 5.134*, the OSB function will reset under the following conditions.

1. The SCV1 magnitude will be greater than 0.85 or the positive-sequence impedance Z1 will be outside the starter zone for more than 0.5 s or the OST function will be enabled and Z1 will stay outside Zone 7 for more than 30 cycles.
2. The slow derivative dSCV1_S will be smaller than 0.0026 (pu V/cyc) for more than 10 cycles under a no-fault condition.

3. The ultra-fast derivative dSCV1_UF will be greater than 0.55 (pu V/cyc) for more than 4 cycles.
4. Either all three poles are open (3PO) or an internal loss-of-potential (ILOP) occurred.




Figure 5.139 Reset Conditions Logic

Dependable Power-Swing Blocking Function

The dependable PSB detector function asserts the DOSB signal for power-swing conditions where neither the slope detector nor the swing signature detector can detect a power swing fast enough. An example of this type of situation might occur after a slow-clearing fault right behind or at the remote end of a transmission line on a marginally stable network.

As shown in *Figure 5.140*, if a close reverse or forward fault clears with a significant delay, there is a possibility that the network has entered a power swing. In this case, the Z1 trajectory at the relay may cross into the Zone 2 or Zone 1 phase-mho characteristic right after the fault clears, but before the slope detector has detected the power swing. In this case, the phase mho elements of the relay may issue a trip signal as a result of the power swing and not because of a real fault. To overcome this problem, the dependable power-swing detector asserts the DOSB (see *Figure 5.134*) signal to block the distance elements until the slope detector has had time to detect a power swing.





Figure 5.140 Type of Power Swings Detected by the DOSB Function


In summary, for an external forward fault, the logic issues a DOSB signal if the signal from a fault detector has lasted several cycles, no power swing has been detected, the relay has issued no trip, and at least one of the Zone 1 phase-mho has picked up or when FZAVG asserts. For a reverse fault, the logic issues a DOSB signal if a power swing has not been detected, the signal from a fault detector has lasted several cycles and been cleared, the relay has issued no trip signal, and a Zone 2 mho-phase has picked up within a time delay.

Depending on the EOOS setting, the relay selects either the logic shown in *Figure 5.141* (EOOS = Y1) or the logic shown in *Figure 5.142* (EOOS =Y). *Figure 5.143* shows the dependable power-swing block detector logic.



* To *Figure 5.143*

Figure 5.141 Dependable Power-Swing Block Detector Logic (EOOS = Y1)



* To *Figure 5.143*

Figure 5.142 Dependable Power-Swing Block Detector Logic (EOOS = Y)

Figure 5.143 shows DOSB, the OR combination of the output from *Figure 5.141* (DOSBY1) and the output from *Figure 5.142* (DOSBY). Only Relay Word bit DOSB is available; DOSBY1 and DOSBY are for internal use in the relay.




Figure 5.143 Relay Word Bit DOSB Is the OR Combination of DOSBY1 and DOSBY

Three-Phase Fault Detector

Figure 5.144 shows the logic diagram of the three-phase fault detector. If a three-phase fault occurs on a transmission line during a power swing, a step change occurs in the SCV1 waveform. This step change can be identified when the second derivative of SCV1 has a higher than usual value. Furthermore, the SCV1 has a low value and its rate of change is very small. These properties are taken into account in the three-phase fault detector so as to implement a very fast detector, independent from the swing speed. Three-phase faults will be detected with a minimum and maximum time delay of two and five cycles, respectively.




Figure 5.144 Logic Diagram of the Three-Phase Fault Detector

Detection of Ground Faults During a Pole-Open

Regarding the ground-distance elements supervision, if the pole-open OOS logic (OSBA, OSBB, OSBC, see *Figure 5.138*) is deasserted, AND 4 turns off. When AND 4 turns off, the ground-distance elements cannot cause the swing signature detector to assert. *Figure 5.145* shows the pole-open logic that blocks the ground-distance elements during a power swing condition.




Figure 5.145 Pole-Open OOS Blocking Logic

If a power swing occurs during an open-pole condition, the power swing as seen by the relay is no longer balanced. The open-pole OOS blocking logic determines which phase is open so that the relay can correctly identify faults that may occur on the closed phases during the power swing. To identify the open phase, the relay calculates the angle of the ratio of the zero-sequence current and the negative-sequence currents. If the angular relationship indicates a fault, the logic in *Figure 5.138* turns off AND 4, thus preventing the swing signature detection (SSD) from asserting. When SSD is deasserted, the distance elements can clear the fault.

For example, if the A-Phase is open, the angle of the ratio normally lies between –60 and +60 degrees. If a fault now occurs on B-Phase or C-Phase (or both), this angular relationship is no longer true. In *Figure 5.145*, OSBA asserts if either B-Phase or C-Phase is open, and no fault is present. If a fault occurs on B-Phase or C-Phase (or both), OSBA deasserts because the angular relationship indicates a fault.

Figure 5.146 shows the I0/I2 angular relationship during a single pole-open condition, and no system fault present. *Figure 5.147* shows the blocking principle of the A-Phase-to-ground mho element by the deasserted OSBA signal.




Figure 5.146 I0/IA2 Angle Supervision During Pole-Open Situation




Figure 5.147 Blocking of the MAG Signal by the OSBA Fault Detection

The same principle applies to OSBB and OSBC. When all three poles are closed, OSBA, OSBB, and OSBC are deasserted and the distance elements can trip normally, even during a power swing.

In *Figure 5.145*, the logic is enabled when the zero-sequence supervisory directional overcurrent element (50GR or 50GF) and negative-sequence supervisory directional overcurrent element (50QR or 50QF) pick up during a single pole-open condition (SPO). *Table 5.83* shows the input/output combinations of the logic.

Table 5.83 Input/Output Combinations of the Pole-Open OOS Blocking Logic

Gate Turned On	Open Phase	Phases to Block
AND 6	A-Phase	Phases B and C
AND 7	B-Phase	Phases A and C
AND 8	C-Phase	Phases C and A

Phase Mho Element Reset Logic

If the OSB function is enabled and a power swing occurs, the OSB signal blocks the phase-fault detectors, but not the ground-fault detectors. Therefore, to remove the OSB signal and clear a fault that occurs during an OOS condition, the relay must detect three-phase and phase-to-phase faults (see *Figure 5.148*).




Figure 5.148 Unblocking of the MAB Signal by the 67QUB Element

To detect phase-to-phase faults, the relay uses a directional overcurrent element, 67QUBF, based on a negative-sequence directional element, 32QF, as shown in *Figure 5.149*. 3IA2LFM is the negative-sequence current that the relay measures. If 3IA2LFM exceeds a reference value (a2 • 3 • IA1LFM), Timer 1 starts. If Timer 1 expires and the flow of negative-sequence current is in the forward direction (32QF asserted), then 67QUBF asserts.




Figure 5.149 Directional Element Signals 67QUBF and 67QUBR

Out-of-Step Tripping (OST)—Zero Settings Element

Although the zero-setting out-of-step blocking function requires no settings, the out-of-step tripping function requires eight blinder settings. *Figure 5.150* shows the resistive and reactive blinders used in the OST logic associated with EOOS := Y1. The OST logic uses the same settings as the scheme associated with EOOS := Y to define the eight blinders. However, this scheme differs from the conventional scheme in that the blinders are individually used in the logic instead of forming inner polygon X6ABC and outer polygon X7ABC. The use of the blinders depends on the setting EOST. The following explains each scheme.

EOST := I, trip on the way in (TOWI):

1. The inner (Zone 6) resistive blinders are used to initiate the trip.
2. The inner (Zone 6) reactive blinders are used to limit the reach of OST tripping.
3. The outer (Zone 7) resistive blinders are not used.
4. The outer (Zone 7) reactive blinders are not used.

If you require this tripping mode, it is likely a result of transient stability studies. In that case, use the result of the study to develop settings for the inner resistive and reactive blinders. The scheme initiates a trip as soon as the inner polygon formed by the inner (Zone 6) blinders is crossed. Thus, it is critical that these are set such that a stable power swing will not cross this boundary.

EOST := O, trip on the way out (TOWO):

1. The inner (Zone 6) resistive blinders are used to track impedance from left to middle to right, or vice versa.
2. The inner (Zone 6) reactive blinders are used to limit the reach of OST tripping.
3. The outer (Zone 7) resistive blinders are used to initiate the trip.
4. The outer (Zone 7) reactive blinders are not used.

This scheme is similar to the classic single blinder OST scheme in that the impedance trajectory must pass from left to right, or vice versa, before an OST trip is initiated. Because it only initiates a trip after the two systems have passed through 180 degrees, it is secure from tripping on a stable swing. The placement

of the inner resistive blinders that define the left, middle, and right regions of the impedance plane is relatively unimportant. To restrict the relay to allow out-of-step tripping only when the swing trajectory passes in the vicinity of the protected transmission line, the reactive reaches of the inner blinders can be set such that they encompass the line impedance with a 10–25 percent margin. If you are using the OST element to trip for a swing that does not traverse near the protected line, you can set the reactive blinders farther to catch the remote swing. The outer resistive blinders determine the point where OST is initiated. You can set the outer resistive blinders to initiate the trip at a less than 90 degrees separation angle.

EOST := C, trip on the way out with counts (TOWO):

1. The inner (Zone 6) resistive blinders are used to track impedance from left to middle to right, or vice versa.
2. The inner (Zone 6) reactive blinders are used with the outer (Zone 7) reactive blinders to define the region where pole slips are counted.
3. The outer (Zone 7) resistive blinders are used to initiate the trip.
4. The outer (Zone 7) reactive blinders are used with the inner (Zone 6) reactive blinders to define the region where pole slips are counted.

This scheme is similar to when EOST := O except that the area where the swing trajectory will be counted as a pole slip is between the inner and outer reactive blinders. Assign the number of pole slips before a trip is initiated by setting OOSPSC. To be counted, the swing trajectory must be passing through the area inside the outer reactive blinders but outside the inner reactive blinders when it leaves the inner resistive blinder after passing through the middle region of the impedance plane. Once the OOSPSC count is satisfied, OSTO asserts. The recommendations regarding placement of the resistive blinders when EOST := O apply to when EOST := C.

For relative Relay Word bits, see *Table 5.81*.




Figure 5.150 OST Scheme Logic Resistive and Reactive Blinders

Figure 5.151 shows the logic that determines the impedance trajectory bits that feed the OST logic in *Figure 5.152*, provided there is no three-pole open (3PO) or loss-of-potential (ILOP) conditions.




Figure 5.151 Logic That Determines Positive-Sequence Impedance Trajectory (EOOS = Y1)

Figure 5.152 shows the logic for the different EOOST settings (EOOST = N, I, O, C) when EOOS = Y1. Setting EOOST = N turns gate AND 1 off. When AND 1 turns off, all three outputs (OSTI, OST, and OSTO) are also turned off.




Figure 5.152 Out-of-Step Trip Logic (EOOS = Y1)




Figure 5.153 Out-of-Step Blocking for Zone 1–Zone 5

Mho Ground-Distance Elements

The relay has five independent zones of mho ground-distance protection. The mho ground-distance protection operates only for single phase-to-ground faults. You can set the reach for each zone independently. Zone 1 and Zone 2 distance elements are forward only; you can set Zones 3–5 distance elements either forward or reverse by the directional settings DIR3, DIR4, and DIR5. The mho ground-distance elements use positive-sequence voltage polarization for security and generate a dynamic expanding mho characteristic.

NOTE: The -0 relay provides fast and secure tripping but does not have high-speed distance elements. Typical detection time for the -0 relay is 1.5 cycles.

The -1 relay has three independent zones (Zones 1–3) of high-speed mho ground-distance protection. The high-speed mho ground-distance protection operates for single phase-to-ground faults. Typical detection time is less than one cycle. The Zone 1 and Zone 2 elements are forward only; Zone 3 can be set either forward or reverse, matching the direction of the standard Zone 3 element (established by setting DIR3). The high-speed mho ground-distance element zone reaches are internally referenced to the standard mho ground-distance protection zone reach settings, requiring no additional user input.

The Zone 1 zero-sequence compensation factor (k01) is independent from the forward and reverse compensation factors (k0 and k0R) the relay uses for the other zones.

If you set k0M1 to AUTO, the relay automatically calculates the values k01, k0, and k0R based on the following equation:

$$k01 = k0 = k0R = \frac{Z_{0L} - Z_{1L}}{3 \bullet Z_{1L}}$$

Equation 5.88

where:

Z_{1L} = positive-sequence transmission line impedance
Z_{0L} = zero-sequence transmission line impedance

The SEL-411L has settable zone overcurrent supervision settings for phase-distance elements (Z50P*n*) and for ground-distance elements (Z50G*n*), where *n* = 1–5. These advanced settings (EADVS = Y) apply to both mho and quadrilateral distance elements and are useful in applications with series compensation. For more information on setting relays to protect series-compensated lines, see AG2000-11: *Applying the SEL-321 Relay on Series-Compensated Systems*.

Table 5.84 Mho Ground-Distance Elements Relay Word Bits

Name	Description
MAG1F	Zone 1 filtered A-Phase mho ground-distance element
MBG1F	Zone 1 filtered B-Phase mho ground-distance element
MCG1F	Zone 1 filtered C-Phase mho ground-distance element
MAG2F	Zone 2 filtered A-Phase mho ground-distance element
MBG2F	Zone 2 filtered B-Phase mho ground-distance element
MCG2F	Zone 2 filtered C-Phase mho ground-distance element
MAG3F	Zone 3 filtered A-Phase mho ground-distance element
MBG3F	Zone 3 filtered B-Phase mho ground-distance element
MCG3F	Zone 3 filtered C-Phase mho ground-distance element
MAG4F	Zone 4 filtered A-Phase mho ground-distance element
MBG4F	Zone 4 filtered B-Phase mho ground-distance element
MCG4F	Zone 4 filtered C-Phase mho ground-distance element
MAG5F	Zone 5 filtered A-Phase mho ground-distance element
MBG5F	Zone 5 filtered B-Phase mho ground-distance element
MCG5F	Zone 5 filtered C-Phase mho ground-distance element
Z1G	Zone 1 ground-distance element
Z2G	Zone 2 ground-distance element
Z3G	Zone 3 ground-distance element
Z4G	Zone 4 ground-distance element
Z5G	Zone 5 ground-distance element

SELOGIC control equation Z*n*MGTC allows you to state the conditions when the element must run. Each zone of the mho ground distance element has an individual torque control setting, Z*n*MGTC *(n* = 1–5). The mho ground distance elements are blocked from operation when the respective zone Z*n*MGTC input evaluates to a logical zero. The default setting of 1 allows the element to always operate.




Figure 5.154 Zone 1 Mho Ground-Distance Element Logic Diagram




Figure 5.155 Zone 2 Mho Ground-Distance Element Logic Diagram




Figure 5.156 Zones 3, 4, and 5 Mho Ground-Distance Element Logic Diagram

Quadrilateral Ground-Distance Elements

The relay has five independent zones of quadrilateral ground-distance protection. The quadrilateral ground-distance protection only operates for single phase-to-ground faults.

Set the reactance and resistive reach (XG*n* and RG*n*, respectively, where *n* = 1–5) for each zone independently. Rather than 90 degrees (purely reactive), the reactance measurement lies along the positive-sequence line impedance (established by the Z1MAG and Z1ANG settings). Refer to *Quadrilateral Ground-Distance Element Reach on page 6.13* for setting considerations. Zone 1 and Zone 2 distance elements are forward only, while you can set Zones 3–5 distance elements either forward or reverse.

NOTE: The -0 relay provides fast and secure tripping but does not have high-speed distance elements. Typical detection time for the -0 relay is 1.5 cycles.

The -1 relay has three independent zones (Zones 1–3) of high-speed quadrilateral ground-distance protection. The high-speed quadrilateral ground-distance protection operates for single phase-to-ground faults. Typical detection time is less than

one cycle. The Zone 1 and Zone 2 elements are forward only; Zone 3 can be set either forward or reverse, matching the direction of the standard Zone 3 element (established by setting DIR3). The high-speed quadrilateral ground-distance protection zone reaches are internally referenced to the standard quadrilateral ground-distance protection zone reach settings, requiring no additional user input.

The Zone 1 zero-sequence compensation factor (k01) is independent from the forward and reverse compensation factors (k0 and k0R) that the relay uses for quadrilateral ground-distance protection for the other zones.

NOTE: SEL recommends that you enable the ground mho elements in conjunction with the ground quadrilateral elements to provide detection for phase-to-ground faults during single-pole open (SPO) conditions if the ground quadrilateral is not set for self-polarization (ESPQUAD = N).

The number of active quadrilateral ground-distance zones is established via setting E21XG (Enable Quadrilateral Ground-Distance Zones). By default, the quadrilateral ground-distance elements use negative-sequence current to polarize the reactance line, though this can be changed to polarize using zero-sequence current via setting XGPOL (Quadrilateral Ground Polarizing Quantity). Note that XGPOL is only available when the Advanced Settings are enabled (setting EADVS = Y). When the setting XGPOL is I2, set the first selection in the setting ORDER (Ground Directional Element Priority) to Q. When the setting XGPOL is IG, the first selection in the setting ORDER must be V or Q.

With the default relay settings, the resistance elements of the quadrilateral ground-distance characteristic compare an estimate of the apparent fault resistance against the resistive reach setting, RG*n*. This apparent fault resistance estimation is not significantly affected by load flow, but infeed from the remote terminal will result in an overestimation of the fault resistance.

The relay includes an option by which the right resistance blinder can be adapted to load conditions using sequence currents as the polarizing source. The purpose of the adaptive resistance function is to increase fault resistance coverage, particularly for remote faults. The adaptive resistance function is activated using setting ARESE (Enable Adaptive Resistive Element).

The relay supervises the adaptability of the right resistive blinder, especially under unusual unbalanced loads, via the CNR1ØG, and CNR2ØG Relay Word bits (Ø = A, B, C). If any of these Relay Word bits deassert, the respective phases resistance element is forced into a self-polarization mode (i.e., polarized with the loop current) to secure the resistance element. Additionally, the reactance element adaptability is secured against unusual unbalanced loads by the ENX2ØG Relay Word bits. If any of these Relay Word bits deassert, the respective phase quadrilateral element is disabled.

NOTE: The high-speed quadrilateral ground-distance elements are disabled when ESPQUAD = Y.

The relay can also be configured to permanently operate the quadrilateral ground-distance elements in a self-polarization mode via the setting ESPQUAD (Enable Self-Polarized Quadrilateral Elements). In this case, the reactance and resistance blinders are fixed on the impedance plane without any adaptation to load conditions. Note that the XGPOL and ARESE settings will be hidden if ESPQUAD = Y. In addition, if ESPQUAD = Y, the high-speed quadrilateral ground-distance elements are disabled.

Table 5.85 shows the differences between behavior of the resistance elements depending on the selected method.

Table 5.85 Differences Between the Quadrilateral Ground-Distance Resistance Elements

Setting	Left Resistance Element	Right Resistance Element
ARESE = N and ESPQUAD = N	The calculated apparent fault resistance is compared against the negative of the resistive reach setting, RG*n*	The calculated apparent fault resistance is compared against the resistive reach setting, RG*n*
ARESE = Y	The left blinder is fixed and is the minimum of the resistive blinder settings for a given direction (min [RG1, RG2, …RG*n*])	The right blinder adapts to changing load conditions
ESPQUAD = Y	The left blinder is fixed and is the minimum of the enabled right blinder settings (min [RG1, RG2, …RG*n*])	The right blinder is fixed to RG*n*

For more information on the element, see the technical paper *Adaptive Phase and Ground Quadrilateral Distance Elements*, available at selinc.com.

Table 5.86 Quadrilateral Ground-Distance Elements Relay Word Bits

Name	Description
XAG1F	Zone 1 filtered A-Phase quadrilateral ground-distance element
XBG1F	Zone 1 filtered B-Phase quadrilateral ground-distance element
XCG1F	Zone 1 filtered C-Phase quadrilateral ground-distance element
XAG2F	Zone 2 filtered A-Phase quadrilateral ground-distance element
XBG2F	Zone 2 filtered B-Phase quadrilateral ground-distance element
XCG2F	Zone 2 filtered C-Phase quadrilateral ground-distance element
XAG3F	Zone 3 filtered A-Phase quadrilateral ground-distance element
XBG3F	Zone 3 filtered B-Phase quadrilateral ground-distance element
XCG3F	Zone 3 filtered C-Phase quadrilateral ground-distance element
XAG4F	Zone 4 filtered A-Phase quadrilateral ground-distance element
XBG4F	Zone 4 filtered B-Phase quadrilateral ground-distance element
XCG4F	Zone 4 filtered C-Phase quadrilateral ground-distance element
XAG5F	Zone 5 filtered A-Phase quadrilateral ground-distance element
XBG5F	Zone 5 filtered B-Phase quadrilateral ground-distance element
XCG5F	Zone 5 filtered C-Phase quadrilateral ground-distance element

SELOGIC control equation Z*n*XGTC allows you to state the conditions when the element must run. Each zone of the quad ground distance element has an individual torque control setting, Z*n*XGTC *(n* = 1–5). The quad ground distance elements are blocked from operation when the respective zone Z*n*XGTC input evaluates to a logical zero. The default setting of 1 allows the element to always operate.

NOTE: When using self-polarized quadrilateral elements (ESPQUAD = Y) the default value for TANGG is –15 degrees. When reducing the clockwise tilt (increasing the TANGG value), take care to ensure that the Zone 1 elements remain secure for remote line-end resistive faults when the local terminal is exporting load.

TANGG, the tilt angle setting, tilts the reactance values. *Figure 5.157* shows the quadrilateral ground-distance element characteristic with TANGG = –10 degrees. Notice that the reactance elements are tilted by 10 degrees, but the resistance blinders are unaffected by this setting. Also notice that the pivot point of the tilt is the line impedance and not the reactance axis. Furthermore, there are no individual TANGG settings for each zone; when you enter a value other than zero for TANGG, all enabled zones are tilted by the same value. TANGG is used to correct for negative- or zero-sequence network nonhomogeneity when using sequence current to polarize the quadrilateral elements. When using self-polarized quadrilateral elements (ESPQUAD = Y), the setting TANGG is made available to apply tilt values to the ground-distance elements to secure them against the inherent overreaching nature caused by self-polarization. For more information, refer to the technical paper by J. Roberts, A. Guzman, and E. O. Schweitzer, *Z = V/I Does Not Make a Distance Relay*, available at selinc.com.




Figure 5.157 Quadrilateral Ground-Distance Element Characteristic (TANGG = –10 degrees)




Figure 5.158 Zone 1 Quadrilateral Ground-Distance Element Logic Diagram




Figure 5.159 Zone 2 Quadrilateral Ground-Distance Element Logic Diagram




Figure 5.160 Zones 3, 4, and 5 Quadrilateral Ground-Distance Element Logic

Mho Phase-Distance Elements

The relay has five independent zones of mho phase-distance protection. The mho phase-distance protection operates for phase-to-phase, phase-to-phase-to-ground, and three-phase faults. Set the reach for each zone independently. Zone 1 and Zone 2 distance elements are forward only, while you can set Zones 3–5 distance elements either forward or reverse by the directional settings DIR3, DIR4, and

DIR5. The mho phase-distance elements use positive-sequence voltage polarization for increased reliability and also generate a dynamic expanding mho characteristic that provides additional fault resistance coverage.

NOTE: The -0 relay provides fast and secure tripping but does not have high-speed distance elements. Typical detection time for the -0 relay is 1.5 cycles.

The relay has five independent zones of quadrilateral phase-distance protection (see *Quadrilateral Phase-Distance Elements on page 5.233*). Although the mho and quadrilateral phase elements are independent, you can enable both at the same time. To this end, the outputs from the mho and quadrilateral phase elements are ORed to a single protection output (see *Figure 5.161*, *Figure 5.162*, and *Figure 5.163*).

The -1 relay has three independent zones of high-speed mho phase-distance protection. The high-speed mho phase-distance protection operates for phase-to-phase, phase-to-phase-to-ground, and three-phase faults. Typical detection time is less than one cycle. The Zone 1 and Zone 2 elements are forward only; Zone 3 can be set either forward or reverse, matching the direction of the standard Zone 3 element (established by setting DIR3). The high-speed mho phase-distance element zone reaches are internally referenced to the standard mho ground-distance element zone reach settings, requiring no additional user input.

The SEL-411L has settable zone overcurrent supervision settings for phase-distance elements (Z50P*n*) and for ground-distance elements (Z50G*n*), where *n* = 1–5. These advanced settings (EADVS = Y) apply to both mho and quadrilateral distance elements and are useful in applications with series compensation. For more information on setting relays to protect series-compensated lines, see AG2000-11: *Applying the SEL-321 Relay on Series-Compensated Systems*.

Table 5.87 shows the mho phase-distance elements Relay Word bits.

Table 5.87 Mho Phase-Distance Elements Relay Word Bits (Sheet 1 of 2)

Relay Word Bit	Description
MAB1F	Zone 1 filtered mho A-B phase element
MBC1F	Zone 1 filtered mho B-C phase element
MCA1F	Zone 1 filtered mho C-A phase element
Z1P	Zone 1 phase-distance element
M1P	Zone 1 mho phase element
MAB2F	Zone 2 filtered mho A-B phase element
MBC2F	Zone 2 filtered mho B-C phase element
MCA2F	Zone 2 filtered mho C-A phase element
Z2P	Zone 2 phase-distance element
M2P	Zone 2 mho phase element
MAB3F	Zone 3 filtered mho A-B phase element
MBC3F	Zone 3 filtered mho B-C phase element
MCA3F	Zone 3 filtered mho C-A phase element
Z3P	Zone 3 phase-distance element
M3P	Zone 3 mho phase element
MAB4F	Zone 4 filtered mho A-B phase element
MBC4F	Zone 4 filtered mho B-C phase element
MCA4F	Zone 4 filtered mho C-A phase element
Z4P	Zone 4 phase-distance element
M4P	Zone 4 mho phase element

Table 5.87 Mho Phase-Distance Elements Relay Word Bits (Sheet 2 of 2)

Relay Word Bit	Description
MAB5F	Zone 5 filtered mho A-B phase element
MBC5F	Zone 5 filtered mho B-C phase element
MCA5F	Zone 5 filtered mho C-A phase element
Z5P	Zone 5 phase-distance element
M5P	Zone 5 mho phase element

Figure 5.161 shows the Zone 1 phase-distance element logic. The other fault calculations (BC, CA) have similar logic. In *Figure 5.161*, Output Z1P is the OR combination of the following Zone 1 elements (ØØ = AB, BC, CA):

- Standard mho elements (MØØ1F)
- Standard quadrilateral elements (XØØ1F)

SELOGIC control equation Z*n*MPTC allows you to state the conditions when the element must run. Each zone of the mho phase distance element has an individual torque control setting, Z*n*MPTC (*n* = 1–5). The mho phase distance elements are blocked from operation when the respective zone Z*n*MPTC input evaluates to a logical zero. The default setting of 1 allows the element to always operate.




Figure 5.161 Zone 1 Mho Phase-Distance Element Logic Diagram

Figure 5.162 shows the Zone 2 phase-distance element logic. The other fault calculations (BC, CA) have similar logic. In *Figure 5.162*, Output Z2P is the OR combination of the following Zone 2 elements (ØØ = AB, BC, CA):

- Standard mho elements (MØØ2F)
- Standard quadrilateral elements (XØØ2F)




Figure 5.162 Zone 2 Mho Phase-Distance Element Logic Diagram

Figure 5.163 shows the Zones 3–5 phase-distance element logic. Other fault calculations (BC, CA) have similar logic. In *Figure 5.163*, Output Z*n*P is the OR combination of the following Zone n (n = 3, 4, 5) elements (ØØ = AB, BC, CA):

- Standard mho elements (MØØ*n*F)
- Standard quadrilateral elements (XØØ*n*F)




Figure 5.163 Zones 3, 4, and 5 Mho Phase-Distance Element Logic Diagram

Quadrilateral Phase-Distance Elements

NOTE: The -0 relay provides fast and secure tripping, but does not have high-speed distance elements. Typical detection time for the -0 relay is 1.5 cycles.

The -1 relay has two groups of quadrilateral phase-distance elements, namely, standard elements and high-speed elements. There are five zones (Zones 1–5) of standard elements, and three zones of high-speed elements (Zones 1–3).

Notice that setting XP*x* (*x* = 1–5) is an impedance (not reactance) setting. You can set the impedance and resistive (RP*x*) reach for each zone independently. The high-speed element zone reaches are internally referenced to the standard element zone reach settings, requiring no additional user input.

The relay also has five independent zones of mho phase-distance protection (see mho phase-distance elements for more information). Although the mho and quadrilateral phase elements are independent, you can enable both at the same time. To this end, the outputs from the mho and quadrilateral phase elements are ORed to a single protection output (see *Figure 5.161*, *Figure 5.162*, and *Figure 5.163*).

NOTE: SEL recommends that you enable the phase mho elements in conjunction with the phase quadrilateral elements to provide detection for phase-to-phase faults during single-pole open (SPO) conditions if the phase quad is not set for self-polarization (ESPQUAD = N).

For both the high-speed and standard quadrilateral phase-distance elements, Zone 1 and Zone 2 distance elements operate in the forward direction only. You can set Zone 3 for the high-speed elements and Zones 3–5 for the standard elements to operate in either forward or reverse directions. *Table 5.88* summarizes the zone directional settings for the high-speed and standard elements.

Table 5.88 High-Speed and Standard Distance Element Directional Setting Summary

Zones	High-Speed Elements	Standard Elements
Zone 1	Forward only	Forward only
Zone 2	Forward only	Forward only
Zone 3	Forward/reverse	Forward/reverse
Zone 4	NA	Forward/reverse
Zone 5	NA	Forward/reverse

The impedance reach for each zone of quadrilateral phase-distance protection lies on the impedance line with the angle defined by setting Z1ANG (the positive-sequence line impedance angle) rather than on the ordinate (reactance) of the impedance plane. When setting the reactance reach of the relay, do not convert the line impedance to a reactance. Enter the impedance value at the line angle in the same way you would enter the impedance value when setting a mho element. For example, if the line impedance is $Z = 2 + j15\ \Omega$ ($15.13\ \angle 82.4^\circ\ \Omega$) secondary, enter the following settings for an 85 percent Zone 1 reach:

Z1ANG = 82.4°

XP1 = 12.86 Ω (15.13 • 0.85)

Figure 5.164 shows the first three zones of the quadrilateral phase characteristic. Notice that the right blinders are parallel to the line impedance, and not parallel to the reactance axis. There is no setting for –RP, the left blinder; this value is fixed at the negative value of the lowest forward-looking resistive RP*n* setting (*n* = 1–5). For example, if RP1 is set to RP1 = 3.8 Ω, and if RP1 is the minimum of RP1–RP5, then the left blinder setting becomes –3.8 Ω. Zones set to OFF (XP*n* = OFF), reverse-looking zones (DIR*n* = R) and zones not included in the E21XP setting are excluded from the calculations to determine the minimum RP value in the forward direction.

Because Zone 1 and Zone 2 operate in the forward direction, the left blinder in the reverse direction is the lowest setting among reverse-looking Zones *m* (*m* = 3–5). Zones set to OFF (XP*m* = OFF), forward-looking zones (DIR*m* = F) and zones not included in the E21XP setting are excluded from the calculations to determine the minimum RP value in the reverse direction.

By default, the quadrilateral phase-distance elements polarize the reactance and resistance elements with negative-sequence current during unbalanced multiphase faults. This polarizing source provides adaptation for the elements to prevent overreach for remote faults while also providing increased fault resistance coverage. Each quadrilateral phase-distance element is supervised by the corresponding Relay Word bit ENX2AB, ENX2BC, or ENX2CA during unbalanced

fault conditions (32QE = 1). This supervisory condition secures the reactance element in the quadrilateral phase-distance element against unusual unbalanced load conditions where the currents are unbalanced but not the voltages.

A supervisory condition is applied to the adaptability of the right resistive blinders under the previously mentioned unusual unbalanced loads. The adaptability of the positive-sequence polarized resistive blinder is enabled when the corresponding Relay Word bit CNR1AB, CNR1BC, or CNR1CA is asserted. The adaptability of the negative-sequence polarized resistive blinder is enabled during unbalanced fault conditions (32QE = 1) when the corresponding Relay Word bit CNR2AB, CNR2BC, or CNR2CA is asserted. When the adaptability of any of the right resistive blinders is disabled, the corresponding blinder uses self-polarization (i.e., polarized with the loop current).

NOTE: The high-speed quadrilateral phase-distance elements are disabled when ESPQUAD = Y.

The relay can also be configured to permanently operate the quadrilateral phase-distance elements in a self-polarization mode via the setting ESPQUAD (enable self-polarized quadrilateral elements). In this case, the reactance and resistance blinders will be fixed on the impedance plane without any adaptation to load conditions. Note that if ESPQUAD = Y, the high-speed quadrilateral phase-distance elements are disabled.

Table 8.50 on page 8.21 shows the enable, reach, and directional settings for the quadrilateral phase-distance elements. When you set the number of zones you want to enable (E21XP), this setting applies to both the high-speed and standard elements. For example, E21XP = 2 makes two zones (Zone 1 and Zone 2) available for both the high-speed and standard elements and hides the remaining zones.

The resistive reach of the quadrilateral phase-distance element setting RP*n* is reduced to RPP*n* based on the ratio of I2/I1 using the following equation if 32QE is not asserted and the relay is not operating in a permanent self-polarized mode (setting ESPQUAD = N):

$$RPPn = \left(0.25 + \frac{I2}{I1} \bullet 0.75\right) \bullet \mathrm{RP}n$$

Equation 5.89

TANGP, the tilt angle setting, tilts the reactance values, but does not affect the resistance values. *Figure 5.164* shows the quadrilateral phase characteristic with TANGP = 0 degrees.

NOTE: When using self-polarized quadrilateral elements (ESPQUAD = Y) the default value for TANGP is –15 degrees. When reducing the clockwise tilt (increasing the TANGP values), ensure that the element remains secure for remote line-end resistive faults when the local terminal is exporting load.

Figure 5.165 shows the quadrilateral phase-distance element characteristic with TANGP = –10 degrees. Notice that the reactance elements are tilted by 10 degrees, but the resistance blinders are unaffected by this setting. Also notice that the pivot point of the tilt is the line impedance and not the reactance axis. Furthermore, there are no individual TANGP settings for each zone; when you enter a value other than zero for TANGP, all enabled zones are tilted by the same value. TANGP is used to correct for negative-sequence network nonhomogeneity when using sequence current to polarize the quadrilateral elements. When using self-polarized quadrilateral elements (ESPQUAD = Y), the setting TANGP is made available to apply tilt values to the phase-distance elements to secure them against the inherent overreaching nature caused by self-polarization.




Figure 5.164 Quadrilateral Phase-Distance Element Characteristic (TANGP = 0)




Figure 5.165 Quadrilateral Phase-Distance Element Characteristic (TANGP = −10 degrees)

When the quadrilateral element reactance blinder is polarized with negative-sequence current, nonhomogeneous negative-sequence networks can cause distance elements to underreach or overreach. Use the network in *Figure 5.166* to determine whether the negative-sequence network is homogeneous. Z_{LEFT} is the total impedance up to the fault (F) on the left-hand side, while Z_{RIGHT} is the total impedance up to the fault on the right-hand side.




Figure 5.166 Network to Determine Homogeneity

A network is homogeneous with respect to the particular fault location if *Equation 5.90* is satisfied.

$$\frac{X_{LEFT}}{R_{LEFT}} = \frac{X_{RIGHT}}{R_{RIGHT}}$$

Equation 5.90

If *Equation 5.90* is not satisfied, use *Equation 5.91* to determine the negative-sequence nonhomogeneity.

$$T = \arg\left(\frac{Z1S + Z1L + Z1R}{(1 - m) \bullet (Z1L + Z1R)}\right)$$

Equation 5.91

The value of T represents how much the apparent fault impedance (ZF) measured by the relay tilts up or down (electrical degrees) because of the nonhomogeneity of the corresponding network for a fault at location *m* (see *Figure 5.167*).




Figure 5.167 Tilt in Apparent Fault Impedance Resulting From Nonhomogeneity

Calculate T for a phase-to-phase fault at the remote bus (i.e., *m* equals one per unit). The remote bus is selected for the fault location to prevent Zone 1 phase-distance element overreach.

Table 5.89 shows the Relay Word bits for quadrilateral phase-distance elements.

Table 5.89 Quadrilateral Phase-Distance Elements Relay Word Bits

Relay Word Bit	Description
XAB1F	Zone 1 filtered quad A-B phase element
XBC1F	Zone 1 filtered quad B-C phase element
XCA1F	Zone 1 filtered quad C-A phase element
XAB2F	Zone 2 filtered quad A-B phase element
XBC2F	Zone 2 filtered quad B-C phase element
XCA2F	Zone 2 filtered quad C-A phase element
XAB3F	Zone 3 filtered quad A-B phase element
XBC3F	Zone 3 filtered quad B-C phase element
XCA3F	Zone 3 filtered quad C-A phase element
XAB4F	Zone 4 filtered quad A-B phase element
XBC4F	Zone 4 filtered quad B-C phase element
XCA4F	Zone 4 filtered quad C-A phase element
XAB5F	Zone 5 filtered quad A-B phase element
XBC5F	Zone 5 filtered quad B-C phase element
XCA5F	Zone 5 filtered quad C-A phase element

Figure 5.168 shows the logic of the Zone 1 quadrilateral phase-distance element for the AB loop. Fault calculations for BC and CA faults have similar logic.

SELOGIC control equation Z*n*XPTC allows you to state the conditions when the element must run. Each zone of the quad phase distance element has an individual torque control setting, Z*n*XPTC (*n* = 1–5). The quad phase distance elements are blocked from operation when the respective zone Z*n*XPTC input evaluates to a logical zero. The default setting of 1 allows the element to always operate.




Figure 5.168 Zone 1 AB Loop Quadrilateral Phase-Distance Element Logic

Figure 5.169 shows the logic of the Zone 2 quadrilateral phase-distance element for the AB loop. Fault calculations for BC and CA faults have similar logics.




Figure 5.169 Zone 2 AB Loop Quadrilateral Phase-Distance Element Logic




Figure 5.170 Zone 3, 4, and 5 AB Loop Quadrilateral Phase-Distance Element Logic

Directionality

Zone 1 and Zone 2 distance element directions are fixed in the forward direction. You can select the other distance protection zones (Zone 3, Zone 4, and Zone 5) independently as forward-looking (F), or reverse-looking (R) with settings DIR3, DIR4, and DIR5.

Level 1 and Level 2 directional overcurrent element directions are fixed in the forward direction for residual ground and negative-sequence directional overcurrent elements. Level 3 and Level 4 residual and negative-sequence directional overcurrent elements (67Q3, 67Q4, 67G3, and 67G4) share the same direction as the corresponding zones of distance protection, also using settings DIR3 and DIR4.

This directional control option is performed in addition to the regular torque control settings for each element (the torque control setting acts as a supervisory input).

The phase directional overcurrent elements (67P1–67P4) and the selectable operating quantity time-overcurrent elements (51001–51010) do not have any built-in directional control. The torque control settings (67P1TC, 67P2TC, 67P3TC, 67P4TC, 51TC01, 51TC02, 51TC03) can be used to achieve directional control.

Zone Time Delay

The relay supports two philosophies of zone timing.

- Independent timing—the phase and ground-distance elements drive separate timers for each zone.
- Common timing—the phase and ground-distance elements both drive a common timer.

Independent Zone Timing

Use Relay Word bits Z*n*PT (Time-Delayed Zone Phase-Distance Protection) and Z*n*GT (Time-Delayed Zone Ground-Distance Protection) to select independent zone timing in SELOGIC control equation TR (Trip) (*n* = 1–5).

The following example uses independent timing for Zone 2 phase and ground-distance protection.

```
TR := Z1P OR Z1G OR Z2PT OR Z2GT
```

Common Zone Timing

Common zone timing is enabled when the group setting ECDTD = Y. Use Relay Word bits Z*n*T (Zone *n* Distance Protection) to select common zone timing in SELOGIC control equation TR (Trip) (*n* = 1–5).

The next example uses common timing for Zone 2 distance protection.

```
TR := Z1P OR Z1G OR Z2T
```

If the timer input drops out while timing, the relay suspends the common zone timer for one cycle. This feature prevents resetting the timer when a fault evolves (e.g., the fault changes from a single phase-to-ground to phase-to-phase-to-ground). If the timer expires, the relay blocks the suspend-timing logic.

Table 5.90 Zone Time Delay Relay Word Bits (Sheet 1 of 2)

Name	Description
Z1PT	Zone 1 phase-distance, time delayed
Z2PT	Zone 2 phase-distance, time delayed
Z3PT	Zone 3 phase-distance, time delayed
Z4PT	Zone 4 phase-distance, time delayed
Z5PT	Zone 5 phase-distance, time delayed
Z1GT	Zone 1 ground-distance, time delayed
Z2GT	Zone 2 ground-distance, time delayed

Table 5.90 Zone Time Delay Relay Word Bits (Sheet 2 of 2)

Name	Description
Z3GT	Zone 3 ground-distance, time delayed
Z4GT	Zone 4 ground-distance, time delayed
Z5GT	Zone 5 ground-distance, time delayed
Z1T	Zone 1 phase or ground-distance, common time delayed
Z2T	Zone 2 phase or ground-distance, common time delayed
Z3T	Zone 3 phase or ground-distance, common time delayed
Z4T	Zone 4 phase or ground-distance, common time delayed
Z5T	Zone 5 phase or ground-distance, common time delayed

Common time delay settings Z*n*D (where *n* = 1–5) are hidden if there is not a corresponding phase and ground element set for that zone. You can use either mho or quadrilateral distance elements for these zones, but you must enable a ground and phase element and not set either to OFF for the corresponding zone delay setting.




Figure 5.171 Zone Timers

Instantaneous Line Overcurrent Elements

The relay calculates instantaneous overcurrent elements for phase (P), residual ground (G, vector sum of I_A, I_B, and I_C), and negative-sequence (Q) quantities. Four levels of instantaneous elements are available named 50P1–50P4, 50Q1–50Q4, and 50G1–50G4, as shown in *Table 5.91–Table 5.93*, with settings shown in *Table 8.66*, *Table 8.69*, and *Table 8.72*.

These overcurrent elements always operate on the line current (IW-terminal current or the sum of the IW and IX terminal currents) according to the Global setting LINEI (Line Current Source). The instantaneous overcurrent elements are inputs to the instantaneous directional (67P*n*, 67Q*n*, 67G*n*, where *n* = 1–4) and definite-time directional overcurrent elements (67P*n*T, 67Q*n*T, 67G*n*T, where *n* = 1–4). See *Directionality on page 5.241* for details on the directional control option. Note that the 67P*n* and 67P*n*T elements are not directionally controlled by the built-in logic; they can be made directional through the use of the torque control settings 67P1TC–67P4TC.

Each of the instantaneous directional elements includes a torque control setting (67P*n*TC, 67Q*n*TC, 67G*n*TC, where *n* = 1–4) to supervise the element operation.

The enable settings (E50P, E50Q, E50G) control how many of each type of instantaneous/definite-time overcurrent elements are available. For example, if E50P := 2, only 50P1, 67P1, 67P1T, 50P2, 67P2, and 67P2T are processed. The remaining phase instantaneous/definite-time overcurrent elements (*n* = 3–4) are defeated, and the output Relay Word bits are forced to logical 0.

Table 5.91 Phase Instantaneous/Definite-Time Line Overcurrent Relay Word Bits

Name	Description
50P1	Level 1 instantaneous phase overcurrent element
50P2	Level 2 instantaneous phase overcurrent element
50P3	Level 3 instantaneous phase overcurrent element
50P4	Level 4 instantaneous phase overcurrent element
67P1	Level 1 definite-time phase directional overcurrent element
67P2	Level 2 definite-time phase directional overcurrent element
67P3	Level 3 definite-time phase directional overcurrent element
67P4	Level 4 definite-time phase directional overcurrent element
67P1T	Level 1 time-delayed definite-time phase directional overcurrent element
67P2T	Level 2 time-delayed definite-time phase directional overcurrent element
67P3T	Level 3 time-delayed definite-time phase directional overcurrent element
67P4T	Level 4 time-delayed definite-time phase directional overcurrent element

Table 5.92 Negative-Sequence Instantaneous/Definite-Time Line Overcurrent Relay Word Bits (Sheet 1 of 2)

Name	Description
50Q1	Level 1 instantaneous negative-sequence overcurrent element
50Q2	Level 2 instantaneous negative-sequence overcurrent element
50Q3	Level 3 instantaneous negative-sequence overcurrent element
50Q4	Level 4 instantaneous negative-sequence overcurrent element
67Q1	Level 1 definite-time negative-sequence directional overcurrent element
67Q2	Level 2 definite-time negative-sequence directional overcurrent element

Table 5.92 Negative-Sequence Instantaneous/Definite-Time Line Overcurrent Relay Word Bits (Sheet 2 of 2)

Name	Description
67Q3	Level 3 definite-time negative-sequence directional overcurrent element
67Q4	Level 4 definite-time negative-sequence directional overcurrent element
67Q1T	Level 1 time-delayed definite-time negative-sequence directional overcurrent element
67Q2T	Level 2 time-delayed definite-time negative-sequence directional overcurrent element
67Q3T	Level 3 time-delayed definite-time negative-sequence directional overcurrent element
67Q4T	Level 4 time-delayed definite-time negative-sequence directional overcurrent element

Table 5.93 Residual Ground Instantaneous/Definite-Time Line Overcurrent Relay Word Bits

Name	Description
50G1	Level 1 instantaneous residual ground overcurrent element
50G2	Level 2 instantaneous residual ground overcurrent element
50G3	Level 3 instantaneous residual ground overcurrent element
50G4	Level 4 instantaneous residual ground overcurrent element
67G1	Level 1 definite-time residual ground directional overcurrent element
67G2	Level 2 definite-time residual ground directional overcurrent element
67G3	Level 3 definite-time residual ground directional overcurrent element
67G4	Level 4 definite-time residual ground directional overcurrent element
67G1T	Level 1 time-delayed definite-time residual ground directional overcurrent element
67G2T	Level 2 time-delayed definite-time residual ground directional overcurrent element
67G3T	Level 3 time-delayed definite-time residual ground directional overcurrent element
67G4T	Level 4 time-delayed definite-time residual ground directional overcurrent element




Figure 5.172 Phase Instantaneous/Definite-Time Overcurrent Elements




Figure 5.173 Residual Ground Instantaneous/Directional Overcurrent Elements




Figure 5.174 Negative-Sequence Instantaneous/Directional Overcurrent Elements

High-Speed Directional Overcurrent Elements

NOTE: The high-speed directional overcurrent elements are only available in the SEL-411L-1.

The high-speed directional overcurrent elements are intended to detect close-in faults in the forward direction. The phase element compares the maximum of the fundamental line currents from each phase to the pickup setting 50HSP. This element is supervised by the ground fault, high-speed forward directional element (HSDGF). A separate torque control setting (50HSTC) is available to supervise the element operation. The element is enabled by the 50HSP pickup setting, which is OFF by default.

NOTE: IAHLFM, IBHLFM, ICHLFM are half-cycle filtered analog quantities and are not available to the user.




Figure 5.175 High-Speed Directional Phase Overcurrent Element

Table 5.94 High-Speed Directional Phase Overcurrent Relay Word Bits

Name	Description
50PHS	High-speed overcurrent element operated for phase-to-ground faults
67PHS	High-speed overcurrent element operated for forward phase-to-ground faults

Table 5.95 High-Speed Directional Ground Overcurrent Element Settings

Setting	Prompt	Range	Default Value
50HSP	High Speed Ground Fault PU (OFF, 0.25–100 A, sec)	OFF, 0.25–100 A, sec	OFF
50HSTC	High Speed Torque Control (SELOGIC Equation)	SV	1

The phase-to-phase element compares the maximum of the fundamental line-to-line currents to the pickup setting 50HSPP. This element is supervised by the phase-to-phase fault, high-speed forward directional element (HSDQF). A separate torque control setting (50HSTC) is available to supervise the element operation. The element is enabled by the 50HSPP pickup setting, which is OFF by default.

NOTE: IAHLFM, IBHLFM, ICHLFM are half-cycle filtered analog quantities and are not available to the user.




Figure 5.176 High-Speed Directional Phase-to-Phase Overcurrent Element

Table 5.96 High-Speed Directional Phase-to-Phase Overcurrent Relay Word Bits

Name	Description
50PPHS	High-speed overcurrent element operated for phase-to-phase faults
67PPHS	High-speed overcurrent element operated for forward phase-to-phase faults

Table 5.97 High-Speed Directional Phase Overcurrent Element Settings

Setting	Prompt	Range	Default Value
50HSPP	High Speed Phase Fault PU (OFF,0.25-100 A, sec)	OFF, 0.25–100 A, sec	OFF
50HSTC	High Speed Torque Control (SELOGIC Equation)	SV	1

Selectable Time-Overcurrent Elements (51)

Instead of having dedicated inverse-time overcurrent elements for the current channels, the relay offers the flexibility of ten unassigned time-overcurrent elements, each with the choice of five U.S. and five IEC operating curves. Unassigned means that the 51 element operating quantities are available for assignment, as the application requires (see *Table 5.100*).

Inverse-time overcurrent elements are not enabled in the default settings. Enable as many as ten inverse-time overcurrent elements by setting E51to as many elements as you need (1–10). After you enable these elements, the inverse-time overcurrent elements up to and including the number you entered at the E51 = prompt are active. For example, if you want to use six inverse-time overcurrent elements for your application, set E51 = 6. Inverse-time overcurrent elements 01–06 become active.

Table 5.98 shows the five U.S. characteristics, and *Table 5.99* shows the five IEC characteristics. Each table shows the five operating time equations, together with the five electromechanical reset characteristic equations.

Table 5.98 U.S. Time-Overcurrent Equations[a]

Curve Type	Operating Time	Reset Time
U1 (Moderately Inverse)	$T_P = TD \bullet \left(0.0226 + \frac{0.0104}{M^{0.02} - 1}\right)$	$T_R = TD \bullet \left(\frac{1.08}{1 - M^2}\right)$
U2 (Inverse)	$T_P = TD \bullet \left(0.180 + \frac{5.95}{M^2 - 1}\right)$	$T_R = TD \bullet \left(\frac{5.95}{1 - M^2}\right)$
U3 (Very Inverse)	$T_P = TD \bullet \left(0.0963 + \frac{3.88}{M^2 - 1}\right)$	$T_R = TD \bullet \left(\frac{3.88}{1 - M^2}\right)$
U4 (Extremely Inverse)	$T_P = TD \bullet \left(0.02434 + \frac{5.64}{M^2 - 1}\right)$	$T_R = TD \bullet \left(\frac{5.64}{1 - M^2}\right)$
U5 (Short-Time Inverse)	$T_P = TD \bullet \left(0.00262 + \frac{0.00342}{M^{0.02} - 1}\right)$	$T_R = TD \bullet \left(\frac{0.323}{1 - M^2}\right)$

[a] T_P = Operating Time.
T_R = Reset Time.
TD = Time-Delay Setting.
M = Measured Current / Pickup Current.

Table 5.99 IEC Time-Overcurrent Equations (Sheet 1 of 2)

Curve Type	Operating Time	Reset Time
C1 (Standard Inverse)	$T_P = TD \bullet \left(\frac{0.14}{M^{0.02} - 1}\right)$	$T_R = TD \bullet \left(\frac{13.5}{1 - M^2}\right)$
C2 (Very Inverse)	$T_P = TD \bullet \left(\frac{13.5}{M - 1}\right)$	$T_R = TD \bullet \left(\frac{47.3}{1 - M^2}\right)$
C3 (Extremely Inverse)	$T_P = TD \bullet \left(\frac{80}{M^2 - 1}\right)$	$T_R = TD \bullet \left(\frac{80}{1 - M^2}\right)$

Table 5.99 IEC Time-Overcurrent Equations (Sheet 2 of 2)

Curve Type	Operating Time	Reset Time
C4 (Long-Time Inverse)	$T_P = TD \bullet \left(\frac{120}{M - 1}\right)$	$T_R = TD \bullet \left(\frac{120}{1 - M}\right)$
C5 (Short-Time Inverse)	$T_P = TD \bullet \left(\frac{0.05}{M^{0.04} - 1}\right)$	$T_R = TD \bullet \left(\frac{4.85}{1 - M^2}\right)$




Figure 5.177 U.S. Curves U1, U2, U3, and U4




Figure 5.178 U.S. Curve U5 and IEC Curves C1, C2, and C3




Figure 5.179 IEC Curves C4 and C5

The 51 overcurrent elements of the relay have dynamic pickup (51P*xx*) and time-delay (51TD*xx*) values. Because these settings can be programmed by means of protection math variables (PMVs), their actual values cannot be checked at setting time. To ensure that the pickup and time-delay values are within their predefined limits, the relay uses a limit check to verify the validity of setting values. Relay Word bits 51TM*xx* (time-dial limit check) and 51MM*xx* (pickup-limit check) are used to indicate a setting that is outside of the limit check thresholds. If the maximum limit thresholds are exceeded, the relay uses the maximum limit value. If the minimum limit thresholds are exceeded, the relay uses the minimum limit value (see *Figure 5.180*).

Example 5.5

W current channel inputs are 5 A nominal …. From relay part number

51O01 := LIMAXM

Therefore 51B101 := 0.25 (lower limit)

And 51B201 := 16.0 (upper limit)

5 A Current Terminal: (Determined by Relay part number and the operating quantity)

B_1 := 0.25 and B_2 := 16.0

Example 5.5 (Continued)

W current channel inputs are 1 A nominal …. From relay part number

51O01 := LIMAXM

Therefore 51B101 := 0.05 (lower limit)

And 51B201 := 3.2 (upper limit)

1 A Current Terminal: (Determined by relay part number and the operating quantity)

B_1 := 0.05 and B_2 := 3.2

If the calculated pickup value is greater than 3.2, the relay logic clamps the pickup value at 3.2. Similarly, if the value is less than 0.05, the relay logic clamps the pickup value at 0.05. At the same time that it clamps the values to these limits, the logic sets a limit bit (51MM*xx*) to indicate to the user that the read-in value is outside the specified limits.

Logic




Figure 5.180 Time-Overcurrent Logic

Settings Description

Operating Quantity

The 51 elements are unassigned, so you can select the operating quantity from many phase and sequence quantities, as *Table 5.100* shows.

Table 5.100 Time-Overcurrent Operating Quantity List (Sheet 1 of 2)

Analog Quantity	Description
LIAFIM	Filtered instantaneous A-Phase current magnitude
LIBFIM	Filtered instantaneous B-Phase current magnitude
LICFIM	Filtered instantaneous C-Phase current magnitude

Table 5.100 Time-Overcurrent Operating Quantity List (Sheet 2 of 2)

Analog Quantity	Description
B1IAFIM	Filtered instantaneous Breaker 1 A-Phase current magnitude
B1IBFIM	Filtered instantaneous Breaker 1 B-Phase current magnitude
B1ICFIM	Filtered instantaneous Breaker 1 C-Phase current magnitude
B2IAFIM	Filtered instantaneous Breaker 2 A-Phase current magnitude
B2IBFIM	Filtered instantaneous Breaker 2 B-Phase current magnitude
B2ICFIM	Filtered instantaneous Breaker 2 C-Phase current magnitude
LI1FIM	Positive-sequence instantaneous current magnitude
L3I2FIM	Negative-sequence instantaneous current magnitude
LIGFIM	Zero-sequence instantaneous current (3IO) magnitude
B1IGFIM	Breaker 1 zero-sequence instantaneous current (3IO) magnitude
B2IGFIM	Breaker 2 zero-sequence instantaneous current (3IO) magnitude
LIMAXM	Filtered instantaneous maximum phase current magnitude
B1IMAXM	Breaker 1 filtered instantaneous maximum phase current
B2IMAXM	Breaker 2 filtered instantaneous maximum phase current
87IAFM[a]	Differential current magnitude, full-cycle cosine-filtered, A-Phase
87IBFM[a]	Differential current magnitude, full-cycle cosine-filtered, B-Phase
87ICFM[a]	Differential current magnitude, full-cycle cosine-filtered, C-Phase
87I1FM[a]	Positive-sequence differential current magnitude
87IQFM[a]	Negative-sequence differential current (3I2) magnitude, full-cycle cosine-filtered
87IGFM[a]	Zero-sequence differential current (3I0) magnitude, full-cycle cosine-filtered

[a] Refer to Time-Overcurrent Differential Protection for more information on using the time-overcurrent elements for differential protection on lines with tapped and unmeasured loads.

Pickup and Time-Dial Settings

Pickup setting 51P01, operating on the ratio of the measured current to the pickup setting (multiple of pickup setting), moves the characteristic horizontally to vary the pickup current; time-dial (multiplier) setting 51TD01 moves the curve vertically to vary the operating time for a given multiple of pickup.

Both pickup (51P01) and time-dial (51TD01) settings are math variables instead of fixed settings. SEL math variables, unlike fixed settings that cannot be dynamically changed, allow for the adaptive changing of pickup and time- dial settings without the need for changing relay setting groups. However, if your installation does not require adaptive pickup and/or time-dial settings changes, use the time-overcurrent element as a conventional 51 element. For a conventional element, simply enter the pickup and time-dial settings as numbers, such as:

51P01 = **1.5**

51TD01 = **1**

Upper and Lower Range Limits

When you use SEL math variables, the selected analog value can exceed the upper value of the pickup range, or it can fall below the lower value of the pickup range. When this happens, the relay assigns the appropriate threshold value (upper threshold if the analog quantity exceeds the upper threshold [3.20 or

16.00], or the lower threshold value [0.05 or 0.25] if the analog quantity falls below the lower threshold) to the element and continues to calculate the trip time. In addition, the relay also asserts the appropriate Relay Word bits: 51MM01 (pickup value out of bounds) and/or 51TM01 (time-dial value out of bounds).

Example 5.6

For example, you want a 1 A relay to pick up at 1.5 A when IN201 asserts and to pick up at 2 A when IN202 asserts (IN201 deasserted). Program the following:

51P01 := IN201 • 1.5 + IN202 • 2

With IN201 asserted (logical 1), and IN202 deasserted (logical 0), the 51P01 setting is:

(1 • 1.5) + (0 • 2) = 1.5 + 0 = 1.5

When IN202 asserts (IN201 deasserted), the 51P01 setting is:

(0 • 1.5) + (1 • 2) = 0 + 2 = 2

If, however, IN202 asserts while IN201 is still asserted, the 51P01 setting is:

(1 • 1.5) + (1 • 2) = 1.5 + 2 = 3.5

Because 3.5 exceeds the upper range value of 3.2, the relay clamps the setting at 3.2 and asserts Relay Word bit 51MM01.

Torque Control

SELOGIC control equation 51TC01 allows you to state the conditions when the element must run. When 51TC01 asserts (logical 1), switch S1 in *Figure 5.180* closes, and the relay evaluates input 51O01. For example, if the element should only measure when the circuit breaker is closed, enter the following:

51TC01 := **IN201** (Breaker auxiliary "A" contact connected to IN201)

With this setting, switch S1 closes only when IN201 is a logical 1. If the element must measure all the time, enter the following:

51TC01 := **1**

EM Reset

Setting 51RS01 defines whether the curve resets like an electromechanical disk or after one power system cycle when current drops below pickup. If you set 51RS01 = Y, then the relay resets according to the reset timer equations for that particular curve (see *Table 5.98* or *Table 5.99*). If you set 51RS01 = N, then the relay resets after one power system cycle when current drops below pickup.

Over- and Undervoltage Elements

The relay offers as many as 6 undervoltage and 6 overvoltage elements. Each of these 12 elements has two levels, for a total of 24 over- and undervoltage elements. *Figure 5.181* shows the over- and undervoltage element logic.

Use the E27 and E59 settings to enable as many over- and undervoltage elements as you need.

Select any operating quantity shown in *Table 5.101* for the 27O*k* settings, and any value from *Table 5.102* for the 59O*k* settings as an input quantity (27O*k* and 59O*k* settings).

You can select the same quantity for an undervoltage element as for an overvoltage element.




Figure 5.181 Over- and Undervoltage Logic

Settings Descriptions

E27 Enable Undervoltage Elements

Use the E27 setting to enable the number of undervoltage elements you want the relay to use. Each undervoltage element provides two pickup settings levels.

27O*n* Undervoltage Element Operating Quantity

Select the operating quantity 27O*n* (*n* = 1–6) you want for each voltage element from *Table 5.101*.

Table 5.101 Undervoltage Operating Quantity List

Label	Description
VAFIM	A-Phase filtered instantaneous phase voltage magnitude
VBFIM	B-Phase filtered instantaneous phase voltage magnitude
VCFIM	C-Phase filtered instantaneous phase voltage magnitude
V1FIM	Positive-sequence instantaneous voltage magnitude
VNMAXF	Maximum phase-to-neutral voltage magnitude
VNMINF	Minimum phase-to-neutral voltage magnitude
VPMAXF	Maximum phase-to-phase voltage magnitude
VPMINF	Minimum phase-to-phase voltage magnitude

27P*k*P1 Undervoltage Element Level 1 Pickup

The 27P*k*P1 (*k* = 1–6) undervoltage element Level 1 pickup setting is typically used for alarm level indication of undervoltage conditions. The setting is in secondary voltage. The Level 1 pickup has a definite-time delay (27P*k*D1) that can be used to provide a time delay on the assertion of the undervoltage element.

27P*k*P2 Undervoltage Element Level 2 Pickup

The 27P*k*P1 (*k* = 1–6) undervoltage element Level 2 pickup setting is typically used for undervoltage tripping conditions. The setting is in secondary voltage. The Level 2 pickup has no definite-time delay.

27TCk Undervoltage Element Torque Control

The 27TC*k* (*k* = 1–6) undervoltage element torque control uses a SELOGIC control equation to provide torque control of the undervoltage elements. All undervoltage elements are blocked from operation when the 27TC*k* input evaluates to a zero. The default setting of 1 allows the undervoltage elements to always operate.

27P*k*D1 Undervoltage Element Level 1 Delay

When the system voltage falls below the undervoltage setting value, the undervoltage timer starts timing. Set the delay (in cycles) for which the timer must run before the 27P*k*D1 (*k* = 1–6) setting asserts the output.

E59 Enable Overvoltage Elements

Use the E59 setting to enable the number of overvoltage elements you want to use in the relay. Each overvoltage element provides two pickup setting levels.

590*n* Overvoltage Element Operating Quantity

Select the operating quantity 590*n* (*n* = 1–6) you want for each voltage terminal from *Table 5.102*.

Table 5.102 Overvoltage Operating Quantity List

Label	Description
VAFIM	A-Phase filtered instantaneous phase voltage magnitude
VBFIM	B-Phase filtered instantaneous phase voltage magnitude
VCFIM	C-Phase filtered instantaneous phase voltage magnitude
V1FIM	Positive-sequence instantaneous voltage magnitude
3V2FIM	Negative-sequence instantaneous voltage magnitude
3V0FIM	Zero-sequence instantaneous voltage magnitude
VNMAXF	Instantaneous filtered maximum phase-to-neutral voltage magnitude
VNMINF	Instantaneous filtered minimum phase-to-neutral voltage magnitude
VPMAXF	Instantaneous filtered maximum phase-to-phase voltage magnitude
VPMINF	Instantaneous filtered minimum phase-to-phase voltage magnitude

59P*k*P1 Overvoltage Element Level 1 Pickup

Set pickup thresholds for the voltage values above which you want the Level 1 overvoltage elements to assert. The Level 1 pickup has a definite-time delay (59P*k*D1) that can be used to provide a time delay on the assertion of the overvoltage element.

59P*k*P2 Overvoltage Element Level 2 Pickup

Set pickup thresholds for the voltage values above which you want the Level 2 overvoltage elements to assert.

The 59P*k*P2 (*k* = 1–6) overvoltage element Level 2 pickup setting is typically used for overvoltage tripping conditions. The setting is in secondary voltage. The Level 2 pickup has no definite-time delay.

59TC*k* Overvoltage Element Torque Control

The 59TC*k* (*k* = 1–6) overvoltage element torque control uses a SELOGIC control equation to provide torque control of the overvoltage elements. All overvoltage elements are blocked from operation when the 59TC*k* input evaluates to a zero. The default setting of 1 allows the overvoltage elements to always operate.

59P*k*D1 Overvoltage Element Level 1 Delay

When the system voltage exceeds the overvoltage setting value, the overvoltage timer starts timing. Set the delay (in cycles) for which the timer must run before the 59P*k*D1 (*k* = 1–6) setting asserts the output.

Over- and Underpower Elements

The SEL-411L offers four overpower elements or underpower elements. Use Group setting E32P to enable the number of power elements you want. Typical applications of power elements are the following:

- Overpower and/or underpower protection/control
- Reverse power protection/control
- VAR control for capacitor banks

The SEL-411L uses the IEEE convention for power measurement, as *Figure 5.182* and *Figure 5.183* illustrate.




Figure 5.182 Primary Plant Connections




Figure 5.183 Complex Power Measurement Conventions

Input quantities for the four power elements are not fixed; make your selection from the three-phase power elements in *Table 5.103*.

Table 5.103 Power Element Operating Quantities (Secondary Values)

Analog Quantity	Description
3PLF	Instantaneous three-phase fundamental active power
3QLF	Instantaneous three-phase fundamental reactive power

Figure 5.184 shows the logic for the overpower element, and *Figure 5.188* shows the logic for the underpower element. There are some conditions that must be met to enable both over- or underpower logic:

- Over- and underpower elements must be specified (E32P).
- An operating quantity (32OPO*nn*) must be specified.
- SELOGIC control equation E32OP*nn* must be asserted.




Figure 5.184 Overpower Element Logic

Input 32OPO*nn* is the power quantity (see *Table 5.103*) that the logic compares against the 32OPP*nn* setting. In general, the output of a comparator asserts to logical 1 when the (+) quantity exceeds the (–) quantity. Switch S selects the appropriate comparator as a function of the 32OPP*nn* setting. For example, if 32OPP*nn* < 0 (negative value), then Switch S is in position 1 and Comparator 2 is in use. In this case, the output of Comparator 2 asserts to logical 1 when the 32OPP*nn* setting value exceeds the 32OPO*nn* analog quantity.

Conversely, if 32OPP*nn* > 0 (positive value), then Switch S is in position 2, and Comparator 1 is in use. In this case, the output of Comparator 1 asserts to logical 1 when the 32OPO*nn* analog quantity exceeds the 32OPP*nn* setting value.

As an example, assume that you want to assert an output when the fundamental three-phase active power exceeds 54 VA secondary in the direction of the load flow. From *Table 5.103*, select 3PLF (fundamental three-phase active power) as the operating quantity. Using the first power element, set 32OPO01 = 3PLF. From *Figure 5.183*, the direction of the load flow is positive in the first and fourth quadrants. Therefore, set the threshold to a positive value (32OPP01 = +54). If you want to control the load in the reverse direction, then set 32OPP01 = –54. *Figure 5.185* shows a case where the control direction is towards the load, and *Figure 5.186* shows a case where the control direction is away from the load.




Figure 5.185 Load Flow Towards Load




Figure 5.186 Reverse Load Flow

Use SELOGIC control equation E32OP*nn* to state the conditions when the power elements must be active. Output 32OP*nn* is the instantaneous output when the AND gate turns on, and 32OPT*nn* is the time-delayed output.

The sign of the pickup setting also determines the directional control for the reactive power element. In *Figure 5.187*, the top shaded area shows a case where the direction of the fundamental three-phase reactive power (3QLF) is towards the load. The bottom shaded area shows a case where the flow is in the reverse direction.




Figure 5.187 Reactive Power Characteristic

Figure 5.188 shows the logic for the underpower element. This element is the same as the overpower element.




Figure 5.188 Underpower Element Logic

Over- and Underpower Element Settings

E32P (Enable Over/Underpower)

Set E32P to the number of power elements for the specific terminals in your application.

32OPO*gg* (Overpower Operating Quantities)

Select the analog quantity (see *Table 5.103*) for each of the enabled (E32P setting) power elements.

32OPP*gg* (Overpower Pickup)

The 32OPP*gg* setting is the overpower pickup and directional control setting for each of the enabled overpower elements in secondary VA. In general, a setting with a positive sign controls power in the direction of the load (see *Figure 5.182* and *Figure 5.183*), and a setting with a negative sign controls power in the reverse direction (see *Figure 5.186* and *Figure 5.187*). Analog quantities in *Table 5.103* are in secondary quantities, so you do not need any conversions.

32OPD*gg* (Overpower Delay)

For each enabled overpower element, select a time in cycles that you want the element(s) to wait before asserting.

E32OP*gg* (Torque Control)

Use the torque-control setting to specify conditions under which the overpower elements must be active. With the default setting of NA, the element is switched off.

32UPO*gg* (Underpower Operating Quantities)

Select the analog quantity (see *Table 5.103*) for each of the enabled (set in the E32P setting) power elements.

32UPP*gg* (Underpower Pickup)

The 32UPP*gg* setting is the underpower pickup and directional control setting for each of the enabled overpower elements in secondary VA. In general, a setting with a positive sign controls power in the direction of the load (see *Figure 5.182* and *Figure 5.183*), and a setting with a negative sign controls power in the reverse direction (see *Figure 5.186* and *Figure 5.187*). Analog quantities in *Table 5.103* are in secondary quantities, so you do not need any conversions.

32UPD*gg* (Underpower Delay)

For each enabled underpower element, select a time in cycles that you want the element(s) to wait before asserting.

E32UP*gg* (Torque Control)

Use the torque-control setting to specify conditions under which the underpower elements must be active. With the default setting of NA, the element is switched off.

IEC Thermal Elements

Thermal Element

The relay implements three independent thermal elements that conform to the IEC 60255-149 standard. Use these elements to activate a control action or issue an alarm or trip when your equipment overheats as a result of adverse operating conditions.

The relay computes the incremental thermal level, H, of the equipment. The thermal level is a ratio between the estimated actual temperature of the equipment and the steady-state temperature of the equipment when the equipment is operating at a maximum current value.

The relay computes the accumulated thermal level by using the following equations:

If IEQ ≥ IEQPU

$$THRL_t = THRL_{t-1} \cdot \left(\frac{TCONH}{TCONH + \Delta t} \right) + \left(\frac{IEQ_t}{IMC} \right)^2 \cdot \left(\frac{\Delta t}{TCONH + \Delta t} \right) \cdot FAMB$$

Equation 5.92

If IEQ < IEQPU

$$THRL_t = THRL_{t-1} \cdot \left(\frac{TCONC}{TCONC + \Delta t} \right)$$

Equation 5.93

where:

$THRL_t$ = The accumulated thermal level at time *t*

$THRL_{t-1}$ = The accumulated thermal level from the previous processing interval

Δt = The processing interval for the element, which is once every power system cycle (i.e., 50 or 60 Hz)

IEQ = The equivalent heating current at time t, given in per unit

IEQPU = The equivalent heating current pick up threshold, given in per unit

IMC = The maximum continuous current, given in per unit

TCONH = User-selectable equipment hot time constant that models the thermal characteristics of the equipment when it is energized.

TCONC = User-selectable equipment cold time constant that models the thermal characteristics of the equipment when it is de-energized.

FAMB = The ambient temperature factor

The relay calculates the equivalent heating current, IEQ, according to the following:

$$IEQ = \frac{THRO}{INOM}$$

Equation 5.94

where:

THRO = User-selectable thermal model operating current

INOM = Nominal current rating of the input associated with THRO operating current (i.e., 1 or 5 A)

Additionally, the relay calculates the maximum continuous current (IMC), according to the following:

$$IMC = KCONS \cdot IBAS$$

Equation 5.95

where:

KCONS = User-selectable basic current correction factor

IBAS = User-selectable basic current values in per unit

Lastly, the relay computes the ambient temperature factor, FAMB, according to the following:

$$FAMB = \frac{TMAX - 40°C}{TMAX - TAMB}$$

Equation 5.96

where:

TMAX = User-selectable maximum operating temperature of the equipment

TAMB = Ambient temperature measurement from the user-selectable temperature probe

If TAMB = OFF, then set FAMB = 1.

If TAMB ≠ OFF, and the RTD_STAT = 0, freeze the FAMB value to the previous calculated value. If the previous value was not calculated, then initialize FAMB value to 1.

$$RTD_STAT = RTDmmST$$

Equation 5.97

where:

mm = the mapped RTD index based on the TAMB setting

Thermal Element Logic

Figure 5.189 shows the thermal alarming and tripping logic for each of the three thermal elements (*n* = 1, 2, and 3).




Figure 5.189 Thermal Alarming and Tripping Logic

When considering settings levels for the thermal elements alarming and tripping functions, note from *Equation 5.98* that the relay calculates the instantaneous thermal level of the equipment as follows:

$$H = \left(\frac{IEQ_t}{IMC}\right)^2 \bullet FAMB$$

Equation 5.98

From this equation, the per-unit thermal level the relay computes depends on the per-unit current flowing through the equipment (IEQ), and the KCONS and IBAS settings. These make up the IMC value and the ambient temperature factor, FAMB. Given this information, one can set the thermal level alarm and tripping thresholds when considering the various operating current levels and temperature the equipment will be subjected to.

If the instantaneous thermal level H is greater than the thermal level trip limit (THLT*n)* and the accumulated tripping element has not yet asserted (THRLT*n*), the relay calculates the remaining time before the thermal element trips, as shown in *Equation 5.99*. The relay also calculates how much of the thermal capacity of the equipment is currently being used, as shown in *Equation 5.100*.

$$THTRIP_n = TCONH_n \bullet \ln\left(\frac{H_n - THRL_n}{H_n - \left(\frac{THLT_n}{100}\right)}\right)$$

Equation 5.99

$$THTCU_n = 100 \bullet \left(\frac{THRL_n}{\left(\frac{THLT_n}{100}\right)}\right)$$

Equation 5.100

Thermal levels (THRL*n)*, thermal element remaining time before trip (THTRIP*n)*, and thermal element capacity used (THTCU*n*) are all available as analog quantities. Additionally, the three thermal level alarming Relay Word bits, (THRLA*n*), as well as the three thermal level tripping Relay Word bits, THRLT*n*, are available.

Settings Description

Enable IEC Thermal Element (ETHRIEC)

Enable 1, 2, or 3 independent thermal elements.

Label	Prompt	Range	Default
ETHRIEC	Enable IEC Thermal (N, 1–3)	N, 1–3	N

Thermal Model Operating Quantity (THROn)

The thermal model operating quantity can be selected per phase.

Label	Prompt	Range	Default
THRO*n*[a]	Thermal Model *n* Operating Quantity	IALRMS, IBLRMS, ICLRMS, IMAXLR	THRO1 = IALRMS THRO2 = IBLRMS THRO3 = ICLRMS

[a] *n* = 1–3.

Basic Current Value in Per Unit (IBASn)

This setting accounts for the specified limiting value of the current for which the relay is required not to operate at when considering steady-state conditions. The product of the Basic Current Value, IBAS*n* (*n* = 1–3), and the Basic Current Correction Factor, KCONS*n* (described below), is the Maximum Continuous Current, IMC, used by the relay in computing the thermal level.

Label	Prompt	Range	Default
IBAS*n*[a]	Basic Current Value in PU *n* (0.1–3.0)	0.1–3	1.1

[a] *n* = 1–3.

Equivalent Heating Current Pickup Value in Per Unit (IEQPUn)

The equivalent heating current pickup value is used by the relay to switch between the hot and cold time constant thermal equations. This setting defines what the equipment considers to be insignificant operating current that results in negligible heating effects. Typically this value is very close to zero, corresponding to when the capacitor bank is de-energized.

Label	Prompt	Range	Default
IEQPU*n*[a]	Eq. Heating Current PickUp Value in PU *n* (0.05–1)	0.05–1	0.05

[a] *n* = 1–3.

Basic Current Correction Factor (KCONSn)

This setting dictates the maximum continuous load current of the capacitor bank. The product of the Basic Current Value, IBAS*n*, and the Basic Current Correction Factor, KCONS*n*, is the Maximum Continuous Current, IMC, used by the relay in computing the thermal level.

Label	Prompt	Range	Default
KCONSn[a]	Basic Current Correction Factor n (0.50-1.5)	0.05–1	1

[a] *n* = 1–3.

Heating Thermal Time Constant (TCONHn)

This setting defines the thermal characteristic of the equipment when the equipment is energized, that is when the current is above the IEQPU value.

Label	Prompt	Range	Default
TCONH*n*[a]	Heating Thermal Time Constant *n* (1–500 min)	1–500 min	60

[a] *n* = 1–3.

Cooling Thermal Time Constant (TCONCn)

This setting defines the thermal characteristic of the equipment when the equipment is de-energized, that is when the current is below the IEQPU value.

Label	Prompt	Range	Default
TCONC*n*[a]	Cooling Thermal Time Constant *n* (1-500 min)	1–500 min	60

[a] *n* = 1–3.

Thermal Level Alarm Limit (THLAn)

This setting specifies the per-unit thermal level when the relay will assert the thermal alarm Relay Word bit.

Label	Prompt	Range	Default
THLA*n*[a]	Thermal Level Alarm Limit *n* (1–100%)	1.0–100%	50

[a] *n* = 1–3.

Thermal Level Trip Limit (THLTn)

This setting specifies the per-unit thermal level when the relay will assert the thermal trip Relay Word bit.

Label	Prompt	Range	Default
THLT*n*[a]	Thermal Level Trip Limit *n* (1–100%)	1.0–100%	80

[a] *n* = 1–3.

Ambient Temperature Probe Measurement (TAMB)

This setting specifies the Remote Thermal Device (RTD), such as the SEL-2600, input used to measure the ambient temperature surrounding the device. The ambient temperature measured, TAMB, is used to calculate the Ambient Temperature Factor, FAMB*n* (*n* = 1–3) as defined by *Equation 5.96*. If TAMB is set to OFF, then FAMB*n* is forced to a value of 1. If TAMB is set to an RTD input, the FAMB*n* value is supervised by the RTD*mm*OK bit (*mm* corresponds to the RTD input selected by the TAMB setting). If this bit is asserted, indicating the RTD reading is accurate, then the relay computes the FAMB*n* value using *Equation 5.96*. If the RTD*mm*OK bit is deasserted, then the FAMB*n* value is frozen on the previously calculated FAMB*n* value.

Label	Prompt	Default
TAMB	Ambient Temp. Meas. Probe (OFF, RTD01–RTD12)	OFF

Maximum Temperature of the Equipment (TMAXn)

This setting specifies the maximum operating temperature of the protected equipment. This setting is used to calculate FAMB*n* (see *Equation 5.96*).

Label	Prompt	Range	Default
TMAX*n*[a, b]	Maximum Temperature of the Equipment *n* (80°–300°C)	80°–300°C	155

[a] *n* = 1–3.
[b] Hide setting if TAMB = OFF

Switch-Onto-Fault Logic

The switch-onto-fault (SOTF) logic permits specified protection elements to trip for a settable time after the circuit breaker closes. Specify these elements in the SELOGIC control equation TRSOTF (switch-onto-fault trip). The SOTF logic works in two stages: validating a possible SOTF condition and initiating (enabling) the SOTF protection duration.

The relay validates an SOTF condition by sensing the following.

- *Upon circuit breaker opening*: detection of a pole-open condition (3PO or SPO) when setting 52AEND (52A Pole-Open Qualifying Time Delay) is other than OFF
- *Upon circuit breaker closing*: detection of a pole-open condition (3PO or SPO) when setting CLOEND (CLSMON or Single-Pole Open Delay) is other than OFF

Select either or both methods for the validating procedure.

The relay initiates SOTF protection at these corresponding instances.

- *Circuit breaker opening*: 52AEND timer time-out
- *Circuit breaker closing*: CLOEND time time-out and SELOGIC control equation CLSMON assertion

Circuit Breaker Opened SOTF Logic

Set ESOTF to Y and set 52AEND to other than OFF to enable the circuit breaker-opened SOTF logic. When the circuit breaker opens, the 52AEND timer operates when one or three poles open (SPO or 3PO assert). The logic includes the SPO condition if setting ESPSTF := Y (see *SOTF Options on page 5.272*). When the 3PO or SPO condition lasts longer than the 52AEND timer, the relay asserts Relay Word bit SOTFE (SOTF Enable).

When the circuit breaker closes, either Relay Word bit 3PO deasserts after the 3POD dropout time or Relay Word bit SPO deasserts after the SPOD dropout time. When 3PO or SPO deasserts, the relay continues to assert Relay Word bit SOTFE for dropout time SOTFD or until the logic detects a healthy voltage condition (if EVRST := Y, see *SOTF Options on page 5.272*).

Circuit Breaker Closed SOTF Logic

You can detect circuit breaker close bus assertion by monitoring the dc close bus. Connect a control input on the relay to the dc close bus. The control input energizes whenever a manual close or automatic reclosure occurs. Set SELOGIC control equation CLSMON (Close Signal Monitor) to monitor the control input (e.g., CLSMON := IN202) and consequently detect close bus assertion.

Set ESOTF to Y and set CLOEND to other than OFF to enable the circuit breaker-closed SOTF logic. The CLOEND timer operates when one or three poles open (SPO or 3PO asserts). If the 3PO or SPO condition continues longer than the CLOEND time and the close bus asserts (SELOGIC control equation CLSMON equals logical 1), Relay Word bit SOTFE asserts and remains asserted for dropout time setting SOTFD or until the logic detects a healthy voltage condition (if EVRST := Y, see *SOTF Options on page 5.272*).

SOTF Options

Set EVRST = Y to enable the Voltage Reset logic. If the system voltage is balanced (ratio of negative-sequence voltage to positive-sequence voltage is below 0.1), Relay Word bit SOTFE resets when the relay measures positive-sequence voltage at greater than VRSTPU times nominal voltage.

If setting ESPSTF (single-pole SOTF enable) is enabled (ESPSTF := Y), the relay provides SOTF protection for a single-pole open (SPO) condition.

Table 5.104 SOTF Relay Word Bit

Name	Description
SOTFE	Switch-onto-fault trip logic enabled




Figure 5.190 SOTF Logic Diagram

Communications-Assisted Tripping Logic

Communications-assisted tripping schemes provide unit protection for transmission lines without any need for external coordination devices. The relay includes the following five schemes.

- POTT—Permissive-overreaching transfer trip
- POTT2—Two-channel permissive overreaching transfer trip
- POTT3—Phase-segregated permissive overreaching transfer trip

- DCUB—Directional comparison unblocking
- DCB—Directional comparison blocking

All of these schemes work in both two-terminal and three-terminal line applications. For the DCUB scheme, you have separate settings choices for these applications (ECOMM equals DCUB1 or DCUB2) because of unique DCUB logic considerations.

You must set Zone 3 reverse-looking (DIR3 equals R) for all three schemes.




Figure 5.191 Required Zone Directional Settings

Directional Comparison Blocking Scheme

The Directional Comparison Blocking (DCB) trip scheme performs the following tasks.

- Provides carrier coordination timers that allow time for the block trip signal to arrive from the remote terminal. The 21SD timer is for the Zone 2 distance elements Z2P and Z2G. The 67SD timer is for the Level 2 overcurrent elements 67Q2 and 67G2.
- Instantaneously keys the communications equipment to transmit block trip for reverse faults and extends this signal for a settable time (Z3XD) following the dropout of all Zone 3 distance and Level 3 directional overcurrent elements.
- Latches block trip send condition by the phase-distance elements following a close-in zero-voltage three-phase fault when the polarizing memory expires; return of polarizing memory voltage or interruption of fault current removes the latch.
- Extends the received block trip signal by a settable time (BTXD).

The DCB scheme consists of four sections:

- Coordination timers
- Starting elements

- Extension of the blocking signal
- Stopping elements

Coordination Timers

Momentarily delaying the forward-looking Zone 2 and Level 2 elements that provide high-speed tripping at the local terminal ensures that the local circuit breaker does not trip for external faults behind the remote terminal. This delay provides time for the nondirectional and reverse-looking elements at the remote terminal to send a blocking signal to the local terminal during out-of-section faults. This particular time delay is the coordination time for the DCB scheme. There are separate coordination timers for Zone 2 distance elements (21SD) and Level 2 residual directional overcurrent elements (67SD).

NOTE: The TRCOMM SELOGIC control equation determines which protection elements cause the relay to trip via the communications-assisted tripping scheme logic. In DCB schemes, set delayed Zone 2 mho phase and ground-distance protection (Z2PGS) plus delayed Level 2 negative-sequence residual ground directional overcurrent element (67QG2S) in the TRCOMM SELOGIC control equation (see *Three-Terminal 345 kV Line Differential Example on page 6.19*).

The recommended setting for the 21SD timer is the sum of the following three times:

- Control input recognition time (including debounce timer)
- Remote Zone 3 distance protection maximum operating time
- Maximum communications channel time

The output of Zone 2 delay timer 21SD is Relay Word bit Z2PGS (Zone 2 Phase and Ground Short Delay).

The recommended setting for the 67SD timer is the sum of the following three times:

- Control input recognition time (including debounce timer)
- Remote Level 3 nondirectional low-set overcurrent element maximum operating time
- Maximum communications channel time

The output of Level 2 delay timer 67SD is Relay Word bit 67QG2S (Negative-Sequence and Residual Directional Overcurrent Short Delay).

If the control input time delay on pickup debounce timer is zero, the maximum recognition time for the control input is 0.125 cycles.

Starting Elements

You can select nondirectional elements, directional elements, or both to detect external faults behind the local terminal. These elements send a blocking signal to the remote station to prevent unwanted high-speed tripping during out-of-section faults. Nondirectional elements do not process a directional decision, so nondirectional elements are always faster than directional elements.

Nondirectional Start

Relay Word bit NSTRT (nondirectional start) is assigned to a contact output to start transmitting the blocking signal. NSTRT asserts if either 50Q3 or 50G3 pick up.

Directional Start

Relay Word bit DSTRT (Directional Start) asserts if any of the following elements pick up:

- Zone 3 phase-distance elements
- Zone 3 ground-distance elements

- Level 3 negative-sequence directional overcurrent element
- Level 3 zero-sequence directional overcurrent element

Relay Word bit DSTRT is useful when a bolted close-in three-phase fault occurs behind the relay. Zone 3 phase-distance characteristics do not need a reverse offset. Should the polarizing voltage for the distance elements collapse to zero, the corresponding Zone 3 supervisory phase-to-phase current level detectors will cause the Zone 3 phase-distance elements to latch.

Use timer Z3XD (Zone 3 reverse time delay on dropout) to extend the blocking signal during current reversals. Use timer Z3XPU (Zone 3 reverse time delay on pickup) to prevent extension of the blocking signal resulting from Z3XD if a reverse-looking element picks up during a transient. This pickup delay ensures high-speed tripping for internal faults.

Extension of the Blocking Signal

The directional comparison blocking scheme typically uses an on/off carrier signal to block high-speed tripping at the remote terminal for out-of-section faults. Connect the carrier receive block signal output contact from the teleprotection equipment to a control input assigned to Relay Word bit BT (block trip received). This input must remain asserted to block the forward-looking elements after the coordination timers expire. If the blocking signal drops out momentarily, the distance relay can trip for out-of-section faults.

Timer BTXD (block trip extension) delays dropout of the control input assigned to Relay Word bit BT so that unwanted tripping does not occur during momentary lapses of the blocking signal (carrier holes). This timer maintains the blocking signal at the receiving relay by delaying the dropout of Relay Word bit BT.

Three-Terminal Line

If you apply the DCB scheme to a three-terminal line, program SELOGIC control equation BT as follows:

```
BT := IN205 OR IN206  Block trip received (SELOGIC equation)
```

Relay inputs IN205 or IN206 assert when the relay receives a blocking signal from either of the two other terminals. The relay cannot high-speed trip if either control input asserts. These two control inputs were chosen for this particular example. Use appropriate control inputs for your application.

Stopping Elements

Zone 2 distance and Level 2 directional overcurrent elements detect that the fault is in the tripping direction and stop the starting elements from transmitting the blocking signal to the remote terminal. Program an output contact to stop carrier by energizing an input of the communications equipment transmitter.

The stopping elements must have priority over the nondirectional starting elements; however, directional starting elements must have priority over the stopping elements. *Figure 5.192* shows that the directional starting elements have internal priority over the stopping elements. Use SELOGIC control equations to make sure that the stopping elements have priority over the nondirectional starting elements:

```
OUT201 := NSTRT AND NOT STOP OR DSTRT  Output (SELOGIC equation)
```

Table 5.105 DCB Relay Word Bits

Name	Description
Z3XT	Current reversal guard timer
Z2PGS	Zone 2 phase and ground short delay element
67QG2S	Negative-sequence and residual directional overcurrent short delay element
DSTRT	Directional start element
NSTRT	Nondirectional start element
STOP	Stop element
BTX	Blocking signal extended




Figure 5.192 DCB Logic Diagram

Permissive Overreaching Transfer Tripping Scheme

Use MIRRORED BITS communications to implement a permissive overreaching transfer tripping (POTT) scheme efficiently and economically. MIRRORED BITS communications technology improves security and improves the overall operat-

ing speed. If the communications channel is reliable and noise-free (as with fiber-optic channels), then POTT provides both security and reliability. You can also implement a POTT scheme with other conventional communications channels such as leased telephone lines and microwave. The DCUB trip scheme is a better choice if the communications channel is less than perfect, but communications channel failures are unlikely to occur during external faults.

POTT Scheme Selection

The relay offers three POTT schemes: POTT, POTT2, and POTT3. The type of communications channel(s) in your application best determines which scheme to implement.

POTT

Use the conventional POTT scheme for an application with a single communications channel.

For details about implementing a conventional POTT scheme, see *POTT Scheme Logic on page 5.278*.

POTT2

Use the POTT2 scheme for applications with two communications channels, one for single-phase fault identification and one for multiphase fault identification. This scheme is useful in applications where there is a high likelihood of cross-country faults.

For details about implementing a POTT2 scheme, see *Cross-Country Faults on page 5.280*.

POTT3

Use the POTT3 scheme for phase-segregated applications with three communications channels. In this scheme, each channel indicates permissive trip for single-phase. Multi-phase fault detection results in all three channels transmitting a permissive trip.

For details about implementing a POTT3 scheme, see *Cross-Country Faults on page 5.280*.

POTT Scheme Logic

The POTT scheme logic performs the following tasks:

- Keys the communications equipment to send permissive trip (PT) when any element you include in the TRCOMM/TRCOMMD SELOGIC control equation asserts and the current reversal logic is not asserted.
- Prevents keying and tripping by the POTT logic following a current reversal.
- Echoes the received permissive signal to the remote terminal.
- Prevents channel lockup during echo and test.

- Provides a secure means of tripping for weak- and/or zero-infeed terminals.
- Ensures proper tripping at both terminals during cross-country faults (via special logic implemented with SELOGIC control equations).

The POTT scheme logic consists of the following:

- Current reversal guard logic
- Echo
- Weak infeed logic

Current Reversal Guard Logic

Use current reversal guard for parallel line applications if the Zone 2 reach extends beyond the midpoint of the parallel transmission line. With current reversal guard, the relay does not key the transmitter and ignores reception of a permissive signal from the remote terminal when the reverse-looking protection sees an external fault. The Zone 3 reverse block delay (Z3RBD) timer extends these two actions after a current reversal ceases and the reverse-looking elements drop out.

Echo

If the local circuit breaker is open, or a weak infeed condition exists, the remote relay permissive signal can echo back to itself and issue a high-speed trip for faults beyond the remote relay Zone 1 reach. The relay includes logic that echoes the received permissive signal back to the remote terminal after specific conditions are satisfied. This echo logic includes timers for qualifying the permissive signal and timers to block the echo logic during specific conditions.

Use the echo block time delay (EBLKD) to block the echo logic after dropout of local permissive elements. The recommended time setting for the EBLKD timer is the sum of the following:

- Remote terminal circuit breaker opening time
- Communications channel round-trip time
- Safety margin

An echo delay ensures that the reverse-looking elements at the receiving end have sufficient time to operate and block the received echo signal for external faults behind the remote terminal. This delay also guards the echo and weak infeed logic against noise bursts that can occur on the communications channel during close-in external faults. Typically, these noise bursts coincide with faults external to the line section.

Because of the brief duration of noise bursts and the pickup for the reverse-looking elements, a received signal must be present for a short time to allow the POTT scheme to echo the permissive signal back to the remote terminal. The echo time delay pickup (ETDPU) timer specifies the time a permissive trip signal must be present.

The echo duration time delay (EDURD) limits the duration of the echoed permissive signal. Once the echo signal begins, it should remain for a minimum period of time and then stop, even if a terminal receives a continuous permissive signal. This cessation of the echo signal prevents the permissive trip signal from latching between the two terminals.

Weak-Infeed Logic

The relay provides weak-infeed logic to high-speed trip both line terminals for internal faults near the weak terminal. The weak terminal echoes the permissive signal back to the strong terminal and allows the strong terminal to trip. After satisfaction of specific conditions, the weak terminal trips by converting the echoed permissive signal to a trip signal.

In some applications, one terminal might not contribute enough fault current to operate the protective elements, even with all sources in. It is important to trip the weak-infeed terminal to prevent low-level fault current from maintaining the fault arc (i.e., the fault will restrike following autoreclose at the strong terminal). Because the strong terminal is beyond the Zone 1 reach, it cannot trip for end-zone faults.

The faulted phase voltage(s) is depressed at the weak-infeed terminal, a condition that generates significant residual voltage during ground faults. The relay uses phase-to-phase undervoltage level detectors and a residual overvoltage level detector to qualify a weak-infeed condition. If setting EWFC equals Y, the relay enables the weak-infeed logic and settings 27PPW and 59NW are active. For single-pole tripping applications, set EWFC to SP and setting 27PWI is active.

The weak-infeed logic sets the ECTT (echo conversion to trip) element upon satisfaction of the following.

- No reverse-looking elements have picked up (the reverse-looking elements override operation of the weak-infeed and echo logic for faults behind the relay location).
- LOP is deasserted when the setting ELOP equals Y1.
- At least one phase-to-phase undervoltage element or the residual overvoltage element operates.
- The local circuit breaker(s) is closed.
- A permissive trip signal is received for ETDPU time period.

The EWFC setting enables the weak-infeed feature of the relay. When the EWFC setting is Y, the ECTT (echo conversion to trip) logic is enabled. When the setting EWFC is SP, the relay can convert echo to a single-pole trip at the local terminal. ECTT logic is disabled when the setting is N.

Three-Terminal Lines

If you apply the POTT scheme to a three-terminal line, program SELOGIC control equation PT1 as follows:

PT1 := **IN205 AND IN206** General permissive trip received (SELOGIC equation)

Relay control inputs IN205 and IN206 assert when the relay receives a permissive signal from each of the two other terminals. The relay cannot high-speed trip until both inputs assert. These two control inputs were chosen for this particular example. Use control inputs that are appropriate for your application.

Cross-Country Faults

The relay POTT scheme logic (ECOMM = POTT2 or POTT3) includes additional logic that ensures proper single-pole tripping at both stations during cross-country faults. A cross-country fault consists of simultaneous single phase-to-

ground faults on both of the parallel lines. If the simultaneous ground faults are beyond Zone 1 reach with respect to the local station, unwanted three-pole tripping could occur.

Table 5.106 POTT Relay Word Bits

Name	Description
PT	Permission to trip received (ECOMM = POTT or POTT2)
PTA	A-Phase permissive trip received (ECOMM = POTT3)
PTB	B-Phase permissive trip received (ECOMM = POTT3)
PTC	C-Phase permissive trip received (ECOMM = POTT3)
Z3RB	Current reversal guard asserted (ECOMM = POTT or POTT2)
Z3RBA	A-Phase current reversal guard asserted (ECOMM = POTT3)
Z3RBB	B-Phase current reversal guard asserted (ECOMM = POTT3)
Z3RBC	C-Phase current reversal guard asserted (ECOMM = POTT3)
KEY	Transmit permission to trip (ECOMM = POTT or POTT2)
KEYA	Transmit A-Phase permissive trip (ECOMM = POTT3)
KEYB	Transmit B-Phase permissive trip (ECOMM = POTT3)
KEYC	Transmit C-Phase permissive trip (ECOMM = POTT3)
EKEY	Echo received permission to trip (ECOMM = POTT or POTT2)
EKEYA	A-Phase echo received permissive trip signal (ECOMM = POTT3)
EKEYB	B-Phase echo received permissive trip signal (ECOMM = POTT3)
EKEYC	C-Phase echo received permissive trip signal (ECOMM = POTT3)
ECTT	Echo conversion to trip (ECOMM = POTT or POTT2)
27AWI	A-Phase undervoltage condition
27BWI	B-Phase undervoltage condition
27CWI	C-Phase undervoltage condition
WFC	Weak-infeed detected
KEY1	Transmit permission to single-pole trip
KEY3	Transmit permission to three-pole trip




Figure 5.193 Permissive Trip Receiver Logic Diagram




Figure 5.194 Directional Permissive Trip Receiver Logic Diagram




Figure 5.195 POTT Logic Diagram




Figure 5.196 POTT Scheme Logic (ECOMM := POTT3) With Echo and Weak Infeed




Figure 5.197 POTT Cross-Country Logic Diagram

Directional Comparison Unblocking Scheme Logic

The directional comparison unblocking (DCUB) tripping scheme in the relay provides a good combination of security and reliability, even when a communications channel is less than perfect. Communications channel failures are unlikely to occur during external faults. You can use the DCUB trip scheme with conventional communications channels such as PLC (power line carrier). Use improved methods such as MIRRORED BITS communications to implement the DCUB tripping scheme efficiently and economically. MIRRORED BITS communications and the DCUB tripping scheme give secure, high-speed operation.

Through a control input programmed to the LOG (loss-of-guard) function, the relay monitors the LOG output from the communications receiver. If LOG asserts, and no trip permission is received, the relay can high-speed trip during a short window using selected overreaching elements. The relay then asserts permissive trip blocking signal UBB and locks out permissive trip Relay Word bit PTRX. The typical DCUB application is a POTT scheme with the addition of a frequency shift-keying (FSK) carrier as the communications medium.

Enable the DCUB logic by setting ECOMM to DCUB1 or DCUB2. You must provide the relay all POTT settings plus the settings exclusive to the DCUB scheme. The following is an explanation of the differences between setting choices DCUB1 and DCUB2:

- DCUB1—directional comparison unblocking scheme for two-terminal lines (i.e., communication from one remote terminal)
- DCUB2—directional comparison unblocking scheme for three-terminal lines (i.e., communication from two remote terminals)

The DCUB logic takes the loss-of-guard and permissive trip outputs from the communications receivers and makes permissive trip (PTRX1 and PTRX2) outputs and permissive trip (unblock) blocking (UBB1 and UBB2) outputs.

PTRX1 asserts for loss of channel or for an actual received permissive trip in two-terminal line applications (e.g., setting ECOMM to DCUB1).

PTRX1 or PTRX2 assert for loss of channel or for an actual received permissive trip (for the respective Channel 1 or 2) in three-terminal line applications (e.g., setting ECOMM to DCUB2).

Enable setting ECOMM (when set to DCUB1 and DCUB2) determines the routing of Relay Word bits PTRX1 and PTRX2 to control Relay Word bit PTRX. Relay Word bit PTRX is the permissive trip receive input into the trip logic.

Three-Terminal Lines

If you apply the DCUB scheme to a three-terminal line, program SELOGIC control equation PT1 and PT2 as follows:

PT1 := **IN205** General permissive trip received (SELOGIC equation)

PT2 := **IN206** Channel 2 permissive trip received (SELOGIC equation)

Relay control inputs IN205 or IN206 assert when the relay receives a permissive signal from one of the two other terminals. The relay cannot high-speed trip until both inputs assert. These two control inputs were chosen for this example. Use control inputs that are appropriate for your application.

In addition, for a three-terminal line, program SELOGIC control equations LOG1 and LOG2 as follows:

LOG1 := **IN205** Channel 1 loss-of-guard

LOG2 := **IN206** Channel 2 loss-of-guard

Relay control inputs IN205 or IN206 assert when the relay receives a loss-of-guard signal from either of the two other terminals. When SELOGIC control equation LOG1 (Channel 1 loss-of-guard) asserts, the relay asserts Relay Word bit UBB1 (block permissive trip on Receiver 1) and removes the possibility that Relay Word bit PTRX1 (permissive trip on Receiver 1) will assert. These two control inputs were chosen for this particular example. Use control inputs that are appropriate for your application.

See *Table 8.85* for the DCUB settings. The first portion of the settings (from Z3RBD to PT1) are identical to the settings for the ECOMM := POTT scheme (see *POTT Scheme Logic on page 5.278*).

Timer Setting Recommendations

GARD1D: Guard-Present Delay

This timer determines the minimum time before the relay reinstates permissive tripping following a loss-of-channel condition. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

UBDURD: DCUB Disable Delay

This timer prevents high-speed tripping via the POTT scheme logic after a settable time following a loss-of-channel condition; a typical setting is nine cycles. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

UBEND: DCUB Duration Delay

This timer determines the minimum time before the relay declares a loss-of-channel condition; a typical setting is 0.5 cycles. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

Table 5.107 DCUB Relay Word Bits

Name	Description
UBB1	Block permissive trip on Receiver 1
PTRX1	Permissive trip received on Channel 1
UBB2	Block permissive trip on Receiver 2
PTXR2	Permissive trip received on Channel 2
UBB	Block permissive trip received on Channel 1 or Channel 2
PTRX	Permissive trip received on Channel 1 and Channel 2




Figure 5.198 Permissive Trip Received Logic Diagram




Figure 5.199 DCUB Logic Diagram

Trip Logic

Use the relay trip logic to configure the relay for tripping one or two circuit breakers. You can apply the relay in single-pole tripping applications, three-pole tripping applications, or both. Set the relay to trip from the 87L elements; to trip unconditionally (as with step distance), or trip with the aid of a communications channel (as with the POTT, DCUB, DCB, and DTT schemes).

Three-Pole Tripping

The relay uses three-pole tripping logic if Relay Word bit E3PT (three-pole trip enable SELOGIC control equation) equals logical 1. You can set E3PT to 1 or assign a control input so that an external condition changes the state of this Relay Word bit.

The relay will also three-pole trip if a stub bus condition is asserted (see *Stub Bus Condition on page 5.44* for more details) and the relay detects a fault within the stub bus zone. Note that the 87OP Relay Word bit must be added to the TR, unconditional tripping, equation to trip for an 87L element assertion.

There are separate three-pole tripping SELOGIC control equations for two circuit breakers, E3PT1 and E3PT2, respectively. When you set E3PT1 or E3PT2 to 1, the corresponding circuit breaker trips three pole only. For details on setting E3PT, E3PT1, and E3PT2, see *Trip Logic and Reclose Sources for Single-Pole Breaker Applications on page 6.9 in the SEL-400 Series Relays Instruction Manual*.

Single-Pole Tripping

The relay uses single-pole tripping logic if Relay Word bit E3PT, three-pole trip enable SELOGIC control equation, equals logical 0. You can either set E3PT to 0 or assign a control input so that an external condition changes the state of this Relay Word bit.

The relay automatically single-pole trips for the following conditions when the single-pole tripping logic is active.

- 87L phase element protection asserts for a single phase-to-ground fault (note that the 87OP Relay Word bit needs to be added to the TR, unconditional trip, equation to trip on an 87L element assertion).
- Zone 1 ground-distance protection asserts for a single phase-to-ground fault.
- Zone 2 ground-distance protection asserts for a single phase-to-ground fault and is permitted to trip via the communications-assisted tripping logic.
- Any one of three SELOGIC control equations, DTA, DTB, or DTC, is assigned to an input and asserts (per-phase direct transfer trip).

The E87DTT setting allows for receiving direct transfer tripping over the 87L communications channel. This logic only pertains to a three-terminal scheme with one master and two outstation relays (see *87DTT Direct Transfer Tripping Logic on page 5.45* for more details). If a outstation relay receives a direct transfer trip from the master relay, the outstation relay will single-pole trip if its Zone 2 directional negative-sequence/residual-directional overcurrent elements are asserted and the FIDS logic gives an indication of the faulted phase, otherwise the slave relay will trip three poles.

The Z2GTSP setting is used to single-pole trip during ground faults within the last 20 percent of the protected line when the communications channel is not available.

The 67QGSP setting is used to single-pole trip during high-resistance ground faults such that the fault impedance lies outside of the ground-distance protection characteristics. In this case, the FID logic selects the faulted phase and Zone 2 negative-sequence/residual-directional overcurrent elements provide communications-assisted tripping.

The 87LQGSP setting allows the relay to single-pole trip on the more sensitive negative-sequence and zero-sequence differential elements. Note that the 87OP Relay Word bit needs to be added to the TR, unconditional trip, equation to trip on an 87LQ or 87LG element assertion.

With the EWFC setting set to SP, a relay at a weak terminal converts echo to a single-pole trip (see *Weak-Infeed Logic on page 5.280* for more details).

Trip SELOGIC Control Equations

You select the appropriate relay elements for unconditional, direct transfer tripping, switch-onto-fault, and communications-assisted tripping. Set the following SELOGIC control equations for tripping:

- TR—Unconditional tripping
- DTA, DTB, DTC—Direct transfer tripping
- TRSOTF—SOTF tripping
- TRCOMM/TRCOMMD—Communications-assisted tripping

Include the instantaneous and time-delayed tripping elements in the TR SELOGIC control equation. You would typically set instantaneous high-set current level detectors and Zone 2 distance protection in the TRSOTF SELOGIC control equation. You would also set instantaneous Zone 2 distance protection in the TRCOMM SELOGIC control equation.

TR

The TR SELOGIC control equation determines which elements trip unconditionally. You would typically set all instantaneous and time-delayed tripping elements (step-distance protection plus instantaneous and time-overcurrent protection) in the TR SELOGIC control equation.

DTA, DTB, and DTC

The DTA, DTB, and DTC SELOGIC control equations determine which elements directly trip the remote terminal. Each equation is phase selective. If you are applying three-pole tripping only, set DTA, DTB, and DTC to the same Relay Word bit expression.

TRSOTF

The TRSOTF control equation defines which elements trip while SOTF protection is active. These elements trip instantaneously if they assert during the SOTFD time.

TRCOMM

The TRCOMM and TRCOMMD SELOGIC control equation determines which elements trip via the communications-based scheme logic. You would typically set the overreaching Zone 2 distance elements or Level 2 directional overcurrent elements in the TRCOMM SELOGIC control equation. Normally, you need only one equation, but if you want to separate distance and directional elements, use both equations. For example, enter the distance elements in the TRCOMM equation and the direction elements in the TRCOMMD equation.

Trip Unlatch Options

Unlatch the trip contact output after the trip to remove dc voltage from the trip coil. The relay provides two settings to unlatch trip contact outputs after a protection trip has occurred.

- TULO—following a protection trip, phase selective
- ULTR—following a protection trip, all three poles

TULO

Table 5.108 shows the four trip unlatch options for setting TULO.

Table 5.108 Setting TULO Unlatch Trip Options

Option	Description
1	Unlatch the trip when the relay detects that one or more poles of the line terminal are open and the Relay Word bit 3PT has deasserted.
2	Unlatch the trip when the relay detects that the corresponding 52A contact(s) from both circuit breakers (e.g., 52AA1 and 52AA2) are deasserted.
3	Unlatch the trip when the relay detects that the conditions for Options 1 and 2 are satisfied.
4	Do not run this logic.

ULTR

Use ULTR, the unlatch trip SELOGIC control equation, to define the conditions that unlatch the trip contact outputs. This method always unlatches all three poles.

Timers

The relay provides dedicated timers (minimum trip duration, trip during open pole, etc.) for the trip logic.

Minimum Trip Duration

The minimum trip duration timer settings, TDUR1D and TDUR3D, determine the minimum length of time that Relay Word bits TPA1, TPA2, TPB1, TPB2, TPC1, TPC2, and 3PT assert. Use these timers for the designated trip control outputs. The trip output occurs for the TDURD time or the duration of the trip condition, whichever is greater.

TDUR1D is the minimum trip duration time following a single-pole trip. TDUR3D is the minimum trip duration time following a three-pole trip. If another trip occurs during the single-pole open dead time following a single-pole trip, TDUR3D replaces TDUR1D.

Trip During Open-Pole Time Delay

If another fault occurs, it is common to trip the two remaining phases for the following two periods.

- During the single-pole-open interval following the original single-pole trip.
- During the reclosing relay reclaim (reset) time state following a single-pole reclose.

Use the reclosing function in the relay to reclose the breaker(s), see *Internal Recloser on page 6.9 and Internal Recloser on page 6.25 in the SEL-400 Series Relays Instruction Manual*. This section describes the E3PT, E3PT1, and E3PT2 settings necessary for autoreclose logic control of the single-pole and three-pole tripping sequence. The TOPD (trip during open-pole time delay) setting has no relevance in this situation.

If an external reclosing relay is being used, control signals from the reclosing relay will typically be used to control the relay single- and three-pole tripping sequence. Another method is to use the TOP (trip during open-pole) Relay Word bit to select a three-pole trip after a single-pole trip in the relay by making an appropriate setting for TOPD (trip during open-pole time delay), and then including the TOP Relay Word bit in the E3PT setting (see *Figure 5.204*). For additional information see *External Recloser on page 6.10 and Internal Recloser on page 6.25 in the SEL-400 Series Relays Instruction Manual*.

Timer setting TOPD (trip during open-pole time delay) determines the period during which any subsequent single-pole trips are converted to a three-pole trip following the original single-pole trip. To use this feature, include the Relay Word bit TOP in the E3PT setting.

Trip Output Signals

There are seven Relay Word bits (TPA1, TPA2, TPB1, TPB2, TPC1, TPC2, and 3PT) that you can program to drive contact outputs to trip circuit breakers. Relay Word bits TPA*n*, TPB*n*, and TPC*n* are phase-selective tripping signals for controlling the individual poles of the circuit breakers for single-pole tripping schemes. Use Relay Word bit 3PT (three-pole trip) to trip all three poles of both circuit breakers.

Manual Trip Logic

The relay also has additional logic for manually tripping the circuit breakers. Use SELOGIC control equations BK1MTR and BK2MTR to trip the circuit breakers manually. Use SELOGIC control equations ULMTR1 and ULMTR2 to unlatch manual trips for Circuit Breaker 1 and Circuit Breaker 2, respectively.

Trip Logic Relay Word Bits

The trip Relay Word bits are shown in *Table 5.109*.

This page intentionally left blank




Figure 5.200 Trip Logic Diagram




Figure 5.200 Trip Logic Diagram (Continued)




Figure 5.201 87L Single-Pole Trip Select Logic

Table 5.109 Trip Logic Relay Word Bits (Sheet 1 of 2)

Name	Description
RXPRM	Receiver trip permission
COMPRM	Communications-assisted trip permission
TRPRM	Trip permission
DTR	Direct transfer trip
SOTFT	Switch-onto-fault trip
E3PT	Three-pole trip enable
E3PT1	Breaker 1 three-pole trip enable
E3PT2	Breaker 2 three-pole trip enable
APS	A-Phase selected
BPS	B-Phase selected
CPS	C-Phase selected
3PS	Three-phase selected
ATPA	Assert Trip A
ATPB	Assert Trip B
ATPC	Assert Trip C
A3PT	Assert three-pole trip
TPA	Trip A
TPB	Trip B
TPC	Trip C
TRIP	Trip A or Trip B or Trip C
3PT	Three-pole trip
SPT	Single-pole rip
TPA1	Breaker 1 Trip A

Table 5.109 Trip Logic Relay Word Bits (Sheet 2 of 2)

Name	Description
TPB1	Breaker 1 Trip B
TPC1	Breaker 1 Trip C
TPA2	Breaker 2 Trip A
TPB2	Breaker 2 Trip B
TPC2	Breaker 2 Trip C
TOP	Trip during pole-open timer is timing
ULTR	Unlatch all protection trips
ULMTR1	Breaker 1 unlatch manual trip
ULMTR2	Breaker 2 unlatch manual trip
ULTRA	Unlatch Trip A
ULTRB	Unlatch Trip B
ULTRC	Unlatch Trip C
POTT3_A	ECOMM=POTT3, single-pole trip, A-Phase
POTT3_B	ECOMM=POTT3, single-pole trip, B-Phase
POTT3_C	ECOMM=POTT3, single-pole trip, C-Phase
87DTTI	Differential element distributed trip Initiated
87STAG	Differential element single-pole trip, A-Phase
87STBG	Differential element single-pole trip, B-Phase
87STCG	Differential element single-pole trip, C-Phase
87SPTS	Differential element single-pole trip selected




Figure 5.202 Two Circuit Breakers Trip Logic Diagram




Figure 5.203 Trip A Unlatch Logic




Figure 5.204 Trip During Open Pole

Breaker Failure Open-Phase Detection Logic

Subsidence current results from energy trapped in a CT magnetizing branch after a circuit breaker opens to clear a fault or interrupt load. This current exponentially decays and delays the resetting of instantaneous overcurrent elements used for breaker failure protection. Breaker failure protection requires fast open-phase detection to ensure fast resetting of instantaneous overcurrent elements. *Figure 5.205* shows open-phase logic that asserts SEL-411L open-phase detection elements B*n*ROPH*p* (*n* = 1, 2; *p* = A, B, C) in less than one cycle, even during subsidence current conditions.




Figure 5.205 Breaker Failure Open-Phase Detection Logic

NOTE: B*n*ROPHp Relay Word bits are not available to the user and are only used as hard-code inputs to specific breaker-failure functions. See *Circuit Breaker Failure Protection on page 5.300* for use of these bits. The zero-crossing detector logic has a secondary current threshold of $0.04 \cdot I_{NOM}$ A_{PEAK}.

The logic measures the zero crossings and maximum and minimum current values of each phase. The relay declares an open phase when the logic does not detect a zero crossing or current value within 5/8 of a power system cycle since the previous measurement.

Circuit Breaker Failure Protection

Use the relay to provide circuit breaker failure protection for as many as two circuit breakers. The circuit breaker failure protection logic includes the following schemes:

- Failure to interrupt fault current for phase currents
- Failure to interrupt load current
- No current/residual current circuit breaker failure protection
- Flashover protection while the circuit breaker is open

All schemes can incorporate single-pole and three-pole retrip. Single-pole and three-pole initiations are available for circuit breaker failure, including extended breaker failure initiation. The circuit breaker failure logic also includes breaker failure trip latching logic.

The failure-to-interrupt-fault-current logic includes two schemes; both are suitable for three-pole or single-pole tripping applications. Scheme 1 is basic circuit breaker failure that is useful for most applications. Scheme 2 allows you to have different breaker failure times to differentiate between single-pole and three-pole tripping conditions. The failure-to-trip-load-current logic uses the circuit breaker failure initiation input for three-pole trips only. The flashover protection logic does not need voltage information.

Subsidence current results from the energy trapped in the CT magnetizing branch after the circuit breaker opens to clear a fault or interrupt load. Subsidence current exponentially decays and delays resetting of instantaneous overcurrent elements. However, the breaker-failure open-phase detection logic causes the relay 50Fϕn elements to reset in less than one cycle during subsidence current conditions (see *Figure 5.216–Figure 5.219*). The open-phase detection logic output is B*n*ROPHϕ.

Failure to Interrupt Fault Current: Scheme 1

Circuit Breaker Failure Protection Logic

The logic shown in *Figure 5.206* applies to single circuit breaker configurations (EBFL = 1). Fault current causes 50FA1 (Breaker 1 A-Phase instantaneous overcurrent element) to assert immediately following fault inception and just prior to the assertion of Relay Word bit BFI3P1 (Breaker 1 three-pole circuit breaker failure initiation). At circuit breaker failure initiation, timer BFPU1 (Breaker 1 circuit breaker failure time delay on pickup timer) starts timing. If 50FA1 remains asserted when the BFPU1 timer expires, Relay Word bit FBF1 asserts. Use this Relay Word bit in the circuit breaker failure tripping logic to cause a circuit breaker failure trip (see *Circuit Breaker Failure Trip Logic on page 5.310*). If the protected circuit breaker opens successfully, 50FA1 drops out before the BFPU1 timer expires and FBF1 does not assert.




Figure 5.206 Scheme 1 Circuit Breaker-Failure Logic Diagram

Retrip Logic

Some three-pole circuit breakers have two separate trip coils. If one trip coil fails, the local protection can attempt to energize the second trip coil to prevent an impending circuit breaker failure operation. Configure your protection system to always attempt a local retrip using the second trip coil before the circuit breaker failure pickup time delay timer expires.

RTPU1 (retrip time delay on pickup timer) begins timing when BFI3P1 asserts. Relay Word bit RT1 (Breaker 1 retrip) asserts immediately after RTPU1 times out. Assign a control output to trip the circuit breaker when Relay Word bit RT1 asserts.

Failure to Interrupt Fault Current: Scheme Y1

Circuit Breaker Failure Protection Logic

The logic shown in *Figure 5.207* applies to single-breaker configurations. Scheme Y1 is similar to Scheme 1, but the current check (50FA1) is now part of the Breaker Failure initiate timer (BFPU1) and Retrip Time delay (RTPU1) in addition to the Breaker Failure initiate settings (BFI3P1 OR BFIA1).




Figure 5.207 Scheme Y1 Circuit Breaker Failure Logic

Failure to Interrupt Fault Current: Scheme 2

Scheme 2 actually consists of two discrete circuit breaker failure protection schemes. The first scheme is applied for multiphase faults; apply a short time delay on pickup prior to asserting the circuit breaker failure trip since three-phase faults are the greatest threat to transient power system stability. The second scheme is applied for single phase-to-ground faults; an additional timer is provided so you can coordinate retripping and circuit breaker failure tripping for the different fault types.

Circuit Breaker Failure Protection Logic: Multiphase Faults

The logic diagram shown in *Figure 5.208* applies to three-pole tripping for one or two circuit breakers. Use this logic when the protected circuit breaker fails following a three-pole trip from the line-relaying scheme.

Fault current causes 50FA1 (Breaker 1 A-Phase instantaneous overcurrent element) to assert immediately following fault inception and just prior to the assertion of Relay Word bit BFIA1 (Breaker 1 A-Phase circuit breaker failure initiation). At circuit breaker failure initiation, timer BFPU1 (Breaker 1 circuit breaker failure time delay on pickup timer) starts timing. If 50FA1 remains asserted when timer BFPU1 expires and at least two of the three initiation Relay Word bits BFIA1, BFIB1, or BFIC1 are asserted, Relay Word bit FBF1 (Breaker 1 circuit breaker failure) asserts. (Two of three asserted initiation Relay Word bits indicate a multiphase fault.) Use FBF1 in the circuit breaker failure tripping logic to cause a circuit breaker failure trip (see *Circuit Breaker Failure Trip Logic on page 5.310*). If the protected circuit breaker opens successfully, 50FA1 drops out before timer BFPU1 expires and Relay Word bit FBF1 does not assert.




Figure 5.208 Scheme 2 Three-Pole Circuit Breaker Failure Protection Logic

Failure to Interrupt Fault Current: Scheme Y2 (Setting EBFL = Y2)

Three-Pole Circuit Breaker Failure Protection Logic

The logic shown in *Figure 5.209* applies to three-pole breaker configurations. Scheme Y2 is similar to Scheme 2, but the current check (50FA1) is now part of the Breaker Failure initiate timer (BFPU1) in addition to the Breaker Failure initiate settings (BFI3P1 OR BFIA1).




Figure 5.209 Scheme Y2 Three-Pole Circuit Breaker Failure Logic

Failure to Interrupt Fault Current: Scheme 2 (Setting EBFL = 2)

Circuit Breaker Failure Protection Logic: Single-Phase Faults

The logic diagram shown in *Figure 5.210* applies to single-pole tripping for one or two circuit breakers (EBFL = 2). A-Phase is discussed; B-Phase and C-Phase logic is similar. Use this logic when one pole of the circuit breaker fails following a single-pole trip from the line-relaying scheme.

Fault current causes 50FA1 (Breaker 1 A-Phase instantaneous overcurrent element) to assert immediately following ground fault inception and just prior to the assertion of Relay Word bit BFIA1 (Breaker 1 A-Phase circuit breaker failure initiation). At circuit breaker failure initiation timer BFPU1 (Breaker 1 circuit breaker failure time delay on pickup timer) starts timing. Timer BFPU1 cascades into timer SPBFPU1 (Breaker 1 single-pole trip breaker failure time delay on pickup timer). Therefore, use this second timer, SPBFPU1, to coordinate circuit breaker failure operations for single-pole and three-pole trips.

If 50FA1 remains asserted when timer SPBFPU1 expires and neither of the two Relay Word bits BFIB1 and BFIC1 are asserted, Relay Word bit FBFA1 (A-Phase Breaker 1 circuit breaker failure) asserts. Use FBFA1 in the circuit breaker failure tripping logic to cause a circuit breaker failure trip (see *Circuit Breaker Failure Trip Logic on page 5.310*). If the protected circuit breaker successfully opens, 50FA1 drops out before timer SPBFPU1 expires and Relay Word bit FBFA1 does not assert.




Figure 5.210 Scheme 2 Single-Pole Circuit Breaker Failure Protection Logic

Fault Current: Scheme Y2 (Setting EBFL = Y2)

Single-Pole Circuit Breaker Failure Protection Logic

The logic shown in *Figure 5.211* applies to 1-Pole breaker configurations. Scheme Y2 is similar to Scheme 2, but the current check (50FA1) is now part of the Breaker Failure initiate timer (BFPU1) and Retrip Time delay (RTPU1) in addition to the Breaker Failure initiate settings (BFI3P1 OR BFIA1).




Figure 5.211 Scheme Y2 Single-Pole Circuit Breaker Failure Protection Logic

Retrip Logic

Some single-pole circuit breakers have two separate trip coils per pole. All three primary trip coils are energized if the line-relaying scheme asserts a three-pole trip. If one or more of the primary trip coils fail, the local protection should attempt a three-pole retrip.

Only one of the primary trip coils is energized if the line-relaying scheme asserts a single-pole trip. The corresponding primary trip coil can fail following the single-pole trip. You can decide whether to single-pole or three-pole retrip following the unsuccessful single-pole trip. Attempt all local retrips before the corresponding circuit breaker failure time delay (BFPU*n* and SPBFPU*n*) on pickup timer expires.

Retrip Scheme 2 Three Pole (Setting EBFL = 2)

Figure 5.212 illustrates the current-supervised three-pole retrip logic (EBFL = 2). Timer RT3PPU1 (Breaker 1 three-pole retrip time delay on pickup timer) begins timing when at least two of the initiation Relay Word bits BFIA1, BFIB1, or BFIC1 assert. The relay asserts RT3P1 (three-pole retrip) when timer RT3PPU1 times out. You can use just output RT3P1 for three-pole retrip without current supervision. Relay Word bit RTS3P1 (Breaker 1 current-supervised three-pole retrip) asserts immediately after timer RT3PPU1 expires, if one of the phase current level detectors is picked up.




Figure 5.212 Scheme 2 Current-Supervised Three-Pole Retrip Logic

Retrip Scheme Y2 Three Pole (Setting EBFL = Y2)

The logic shown in *Figure 5.213* applies to three-pole breaker configurations. Scheme Y2 is similar to Scheme 2, but the current check (50FA1) is now part of the Retrip Time delay (RTPU1).




Figure 5.213 Scheme Y2 Current-Supervised Three-Pole Retrip Logic

Retrip Scheme 2 Single Pole (Setting EBFL = 2)

Figure 5.214 illustrates the current-supervised single-pole retrip logic (EBFL = 2). Timer RTPU1 (Breaker 1 retrip time delay on pickup timer) begins timing when initiation Relay Word bit BFIA1 asserts. Relay Word bit RTA1 (Breaker 1 A-Phase retrip) asserts immediately after timer RTPU1 expires. You can use just the RTA1 output for single-pole retrip without current supervision. Relay Word bit RTSA1 (Breaker 1 current-supervised A-Phase retrip) asserts if 50FA1 is picked up.




Figure 5.214 Scheme 2 Current-Supervised Single-Pole Retrip Logic

Retrip Scheme Y2 Single Pole (Setting EBFL = Y2)

The logic shown in *Figure 5.215* applies to three-pole breaker configurations. Scheme Y2 is similar to Scheme 2, but the current check (50FA1) is now part of the Retrip Time delay (RTPU1).




Figure 5.215 Scheme Y2 Current-Supervised Single-Pole Retrip Logic

Circuit Breaker Failure Initiation Dropout and Seal-In

The relay circuit breaker failure protection features breaker failure initiation extension and a breaker failure seal-in latch. The lower portion of *Figure 5.216* shows the dropout and seal-in logic.




Figure 5.216 Circuit Breaker Failure Seal-In Logic Diagram

Dropout Delay


Set timer BFIDO1 (breaker failure initiate dropout delay—BK1) to stretch a short pulsed circuit breaker failure initiation. Use this feature for protecting dual circuit breakers when separate 86 BF lockout relays have differing energizing times.

Seal-In Delay

Set timer BFISP1 (breaker failure initiate seal-in delay—BK1) to qualify extended circuit breaker failure initiation latch seal-in. When you set BFISP1 longer than BFIDO1 and the circuit breaker failure initiate is greater than the difference of the two timers, the relay seals in the circuit breaker failure extended initiation after the initiate signal deasserts until the BFIDO1 time expires and all 50Fϕn elements deassert.

No Current/Residual Current Circuit Breaker Failure Protection Logic

The relay has separate circuit breaker failure logic that operates on zero-sequence current rather than phase current. Use this logic to detect a circuit breaker failure and take appropriate action when a weak source drives the fault or if the protected circuit breaker fails to trip during a high-resistance ground fault. The residual current input to this logic is the 50R1 residual overcurrent element (see *Figure 5.217*). Setting 50RP1 (residual current pickup—BK1) is the pickup threshold setting for the 50R1 element.



*Relay Word bits are not available to the user.

Figure 5.217 No Current/Residual Current Circuit Breaker Failure Protection Logic Diagram


Relay Word bit NBF1 (Breaker 1 low current breaker failure) asserts when timer NPU1 (low current breaker failure time delay on pickup) expires and one of the following conditions exists.

- Circuit Breaker 1 residual overcurrent element 50R1 is asserted and the relay does not detect an open pole in any of the three phases for Circuit Breaker 1 (i.e., NOT B1ROPHA, NOT B1ROPHB, or NOT B1ROPHC).
- Relay Word bit BFIN1 (no current breaker failure initiation) is asserted.

For no current applications, such as a digital signal indicating a loss-of-field from a generator, use inputs BFI3P1 and BFIN*n*. Circuit breaker failure clearing can occur after timer NPU1 times out. For no current/residual current breaker failure trips, insert NBF1 in the circuit breaker failure trip SELOGIC control equation BFTR1 (see *Circuit Breaker Failure Trip Logic on page 5.310*).

Failure to Interrupt Load Current Protection Logic

The circuit breaker failure protection used during load conditions is independent from circuit breaker failure protection that you use during fault conditions. Use circuit breaker failure protection for load conditions either alone or in addition to circuit breaker failure protection for fault conditions as a second level of breaker failure protection. *Figure 5.218* shows that the output of the load current protection is Relay Word bit LCBF1 (load current breaker failure). Use this output to activate an external alarm, retrip the circuit breaker, or energize a lockout relay.



* Relay Word bits are not available to the user.

Figure 5.218 Failure to Interrupt Load Current Logic Diagram

Load Current Detection: 50LP1

This scheme detects failures of the circuit breaker to open when circuit breaker current is greater than the 50LP1 setting. The 50LP1 element should pick up when the protected circuit breaker is closed.

If the protected circuit breaker is in a ring-bus or circuit breaker-and-a-half arrangement, set 50LP1 to pick up for the line-charging current of the shortest line that circuit breaker services. Use the following equation to calculate the charging current for a given line:

$$I_c = V_g \bullet B_c \text{ A primary}$$

Equation 5.101

where:

V_g = Line-to-ground voltage
B_c = Total line capacitive susceptance

Time Delay on Pickup: LCPU1

The time delay setting for this protection scheme is typically longer than fault current conditions because of lower current duties associated with this type of circuit breaker failure operation. Extending the time delay allows more time for a slow but operative circuit breaker to clear a low-current fault. A disadvantage with the extended time delay is that a fault continues if the circuit breaker fails. Weigh these considerations when selecting time delays for this scheme. Please note that some circuit breakers take more time than other circuit breakers to break low amounts of current; consult the manufacturer of the protected circuit breaker for details.

The recommended setting for LCPU1 is the sum of the following:

- Nominal circuit breaker operate time
- 50LP1 dropout time
- Safety margin

Calculate the safety margin by subtracting all conditions required to isolate the fault during a circuit breaker failure condition from the maximum acceptable fault clearing time. The safety margin will be longer in this case than for the fault current logic because the total acceptable time to clear the fault at these lower fault duties is longer.

Load Current Circuit Breaker Failure Initiation: BFILC1

Program SELOGIC control equation BFILC1 (load current breaker failure initiation) to initiate this scheme. For example, use the auxiliary contacts from the circuit breaker to detect when the circuit breaker is open. Relay Word bit LCBF1 asserts if Relay Word bit BFILC1 remains asserted for time LCPU1 and the relay detects load current.

Circuit Breaker Flashover Protection

Circuit breaker failure protection during flashover conditions is independent of the other circuit breaker protection functions. Use this protection either alone or in addition to the other protection.

Use current flow to detect when an open circuit breaker pole flashes over. Set BLKFOA1 to TPA or CLS1 to block flashover protection for six cycles if an A-Phase single-pole trip occurs, or when circuit breaker BK1 closes.




Figure 5.219 Flashover Protection Logic Diagram

Figure 5.219 shows the flashover circuit breaker failure logic. Flashover timer FOPU1 (flashover time delay—BK1) starts timing if the circuit breaker is open and current exceeds setting 50FO1 (flashover current pickup—BK1). The relay uses breaker-failure pole-open logic B*n*ROPHϕ to determine whether the circuit breaker is open.

The output of the flashover protection is Relay Word bit FOBF1. Use this output to activate an external alarm, retrip the circuit breaker, or energize a lockout relay.

Circuit Breaker Failure Trip Logic

The relay has dedicated circuit breaker failure trip logic (see *Figure 5.220*). Set SELOGIC control equation BFTR1 (breaker failure trip—BK1) to assert for circuit breaker failure trips from Relay Word bits FBF1, NBF1, LCBF1, and FOBF1.




Figure 5.220 Circuit Breaker Failure Trip Logic Diagram

When this SELOGIC control equation asserts, the relay sets Relay Word bit BFTRIP1 (breaker failure trip for circuit breaker BK1) to logical 1 until BFTR1 deasserts, timer TDUR3D times out, and an unlatch or reset condition is active.

Unlatch Circuit Breaker Failure Trip Equation

Use SELOGIC control equation BFULTR1 (breaker failure unlatch trip—BK1) to define the conditions that unlatch the control outputs that assert during a circuit breaker failure trip. BFULTR1 unlatches the circuit breaker trip condition BFTRIP1.

Table 5.110 Circuit Breaker Failure Relay Word Bits (Sheet 1 of 2)

Name[a]	Description
BFI3P1	Three-pole circuit breaker failure initiation
BFIA1	A-Phase circuit breaker failure initiation
BFIB1	B-Phase circuit breaker failure initiation
BFIC1	C-Phase circuit breaker failure initiation
BFIN1	No current circuit breaker failure initiation
BFILC1	Load current breaker failure initiation
BFI3PT1	Three-pole circuit breaker failure extended initiation
BFIBT1	B-Phase circuit breaker failure extended initiation
BFICT1	C-Phase circuit breaker failure extended initiation
FBFA1	A-Phase circuit breaker failure
FBFB1	B-Phase circuit breaker failure
FBFC1	C-Phase circuit breaker failure
FBF1	Circuit breaker failure
NBF1	No current/residual current circuit breaker failure
LCBF1	Load current circuit breaker failure

Table 5.110 Circuit Breaker Failure Relay Word Bits (Sheet 2 of 2)

Name[a]	Description
BLKFOA1	Block A-Phase flashover detection
BLKFOB1	Block B-Phase flashover detection
BLKFOC1	Block C-Phase flashover detection
FOA1	A-Phase flashover detected
FOB1	B-Phase flashover detected
FOC1	C-Phase flashover detected
FOBF1	Flashover detected
RT3P1	Three-pole retrip
RTA1	A-Phase retrip
RTB1	B-Phase retrip
RTC1	C-Phase retrip
RT1	Retrip
RTS3P1	Three-pole current-supervised retrip
RTSA1	A-Phase current-supervised retrip
RTSB1	B-Phase current-supervised retrip
RTSC1	C-Phase current-supervised retrip
50FA1	A-Phase current threshold
50FB1	B-Phase current threshold
50FC1	C-Phase current threshold
50R1	Residual current threshold
50LCA1	A-Phase load current threshold
50LCB1	B-Phase load current threshold
50LCC1	C-Phase load current threshold
50FOA1	A-Phase flashover current threshold
50FOB1	B-Phase flashover current threshold
50FOC1	C-Phase flashover current threshold
BFTRIP1	Breaker 1 circuit breaker failure trip

[a] For Circuit Breaker 2, replace 1 with 2 in the setting label.

Over- and Underfrequency Elements

Use the relay frequency elements for abnormal frequency protection.

Figure 5.221 shows the logic for the six levels of over/underfrequency elements in the relay. The frequency elements use positive-sequence voltage. Each frequency element can operate as an overfrequency or as an underfrequency element, depending on its pickup setting. If the element pickup setting (81D*n*P, *n* = 1–6) is less than the nominal system frequency setting (NFREQ) the element operates as an underfrequency element, picking up if measured frequency is less than the set point. If the pickup setting is greater than NFREQ, the element operates as an overfrequency element, picking up if measured frequency is greater than the set point. All frequency elements are disabled if any one of the following conditions is true.

- The positive-sequence voltage is less than the 81UVSP setting.
- No frequency elements are selected (E81 = N).
- No primary frequency source is selected (see *Figure 5.222*).




Figure 5.221 Over- and Underfrequency Logic

NOTE: The relay uses the alpha-component voltage to track the system frequency. To ensure the relay uses the same voltage for frequency tracking and frequency elements undervoltage supervision, the operating quantity in *Figure 5.222* was changed from the positive-sequence voltage to the alpha-component voltage in *Figure 5.223*. This change affects firmware versions R117 and higher and may require a revision of the 81UVSP setting. Firmware prior to R117 uses the logic in *Figure 5.222*.

Note that Relay Word bit 27B81 controls all six frequency elements. Relay Word bit 27B81 asserts to logical 1 and blocks frequency element operations if the positive-sequence voltage drops below pickup setting 81UVSP. This control prevents erroneous frequency element operations during system faults.




Figure 5.222 Frequency Source Logic

Undervoltage Supervision Logic

Relay Word bit 27B81, the output of the logic in *Figure 5.223*, supervises the frequency elements for system undervoltage conditions. In the logic, the comparator compares the absolute value of the alpha-component voltage (Valpha) against the 81UVSP setting value. *Equation 5.102* shows the equation for calculating Valpha.

$$\text{Valpha} = \text{VF01} - \left[\frac{\text{VF02}}{2} + \frac{\text{VF03}}{2}\right]$$

Equation 5.102

NOTE: The relay uses the alpha-component voltage to track the system frequency. To ensure the relay uses the same voltage for frequency tracking and frequency elements undervoltage supervision, the operating quantity in *Figure 5.223* was changed from the positive-sequence voltage to the alpha-component voltage. This change affects firmware versions R117 and higher and may require a revision of the 81UVSP setting.

Generally, settings VF01, VF02, VF03 correlate to VA, VB, and VC.

Equation 5.103 shows the relationship between the peak amplitude of Valpha and the root-mean-square (RMS) value of the system voltage phasors for three-phase voltage inputs.

$$\text{Valpha} = \sqrt{2} \bullet 1.5 \bullet \text{VRMS}$$

Equation 5.103

where VRMS is the root-mean-square value of the voltage phasor.

Relay Word bit 27B81 asserts if Valpha falls below the 81UVSP setting value for longer than a cycle.




Figure 5.223 Undervoltage Supervision Logic

Calculate the 81UVSP Setting Value

Because the relay accepts voltage input from the potential transformers (PTs) in any combination, Valpha can have different values, depending on the voltage inputs. In general, the following examples use the average (60 percent) of the 50–70 percent undervoltage range that IEEE C37.117 Guide recommends. Also, the calculations are based on an RMS phase-to-neutral value of 67 V for the PT inputs, although the 81UVSP setting is a peak value and not an RMS value.

Case 1: Three-Phase PT Inputs

In this case, VF01 = VA, VF02 = VB, and VF03 = VC (with default settings). Use *Equation 5.103* to calculate the nominal value of Valpha as follows:

$$\text{Valpha} = 1.5 \bullet \sqrt{2} \bullet 67 \text{ V}$$

Equation 5.104

$$\text{Valpha} = 142.13 \text{ V}$$

Equation 5.105

Set 81UVSP to 60 percent of this value:

$$81\text{UVSP} = 0.6 \bullet 142.13 \text{ V}$$

Equation 5.106

$$81\text{UVSP} = 85.28 \text{ V}$$

Equation 5.107

Case 2: Single-Phase PT Input, Connected to the A-Phase Input

In this case, VF01 = VA, VF02 = ZERO, and VF03 = ZERO.

$$\text{Valpha} = \sqrt{2} \bullet 67 \text{ V}$$

Equation 5.108

$$\text{Valpha} = 94.75 \text{ V}$$

Equation 5.109

Set 81UVSP to 60 percent of this value:

$$81\text{UVSP} = 0.6 \bullet 94.75 \text{ V}$$

Equation 5.110

$$81\text{UVSP} = 56.85 \text{ V}$$

Equation 5.111

Case 3: Single-Phase PT Input, Connected to the B- or C-Phase Input

In this case, VF01 = ZERO, VF02 = VB, and VF03 = ZERO.

$$\text{Valpha} = \sqrt{2} \bullet \frac{67}{2} \text{V}$$

Equation 5.112

$$\text{Valpha} = 47.37 \text{ V}$$

Equation 5.113

Set 81UVSP to 60 percent of this value:

$$81\text{UVSP} = 0.6 \bullet 47.37 \text{ V}$$

Equation 5.114

$$81\text{UVSP} = 28.43 \text{ V}$$

Equation 5.115

Table 5.111 summarizes the results of the three cases.

Table 5.111 Summary of the Valpha and 81UVSP Calculations

Case	PT Connections	VA	VB	VC	Valpha	0.6 • Valpha
Case 1	Three-phase	67 ∠0°	67 ∠–120°	67 ∠120°	142.13	85.28
Case 2	Single-phase, VA	67 ∠0°	0	0	94.75	56.85
Case 3	Single-phase, VB/VC	0	67 ∠–120°	0	47.38	28.43

Settings Descriptions

E81 (Enable 81 Elements)

Set E81 to enable as many as six over/underfrequency elements. When E81 = N, the relay disables the frequency elements and hides corresponding settings.

81UVSP (81 Element Undervoltage Supervision)

This setting applies to all six frequency elements. If the positive-sequence voltage falls below the 81UVSP setting, all frequency elements are disabled.

81D*n*P (Level *n* Pickup)

Set the value at which you want the frequency element for each of six levels to assert. For a value of 81DnP less than the nominal system frequency NFREQ (50 or 60 Hz), the element operates as an underfrequency element. For a value greater than NFREQ, the element operates as an overfrequency element. Note that n can be one of six levels (1–6).

81D*n*D (Level *n* Time Delay)

Select a time, in seconds, for which you want frequency elements to wait before asserting.

Synchronism Check

Synchronism-check elements prevent circuit breakers from closing if the corresponding phases across the open circuit breaker are excessively out of phase, magnitude, or frequency. The SEL-411L synchronism-check elements selectively close circuit breaker poles under the following criteria:

The systems on both sides of the open circuit breaker are in phase (within a settable voltage angle difference), and one of the following is true:

- The voltages on both sides of the open circuit breaker are healthy (within a settable voltage magnitude window).
- The difference between the voltages on both sides of the open circuit breaker is less than a set limit.
- The voltages on both sides are healthy and the difference voltage is less than a set limit.

You can use synchronism-check elements to program the relay to supervise circuit breaker closing; include the synchronism-check element outputs in the close SELOGIC control equations. These element outputs are Relay Word bits 25W1BK1, 25A1BK1, 25W2BK1, 25A2BK1, 25W1BK2, 25A1BK2, 25W2BK2, and 25A2BK2 (see *Synchronism-Check Logic Outputs on page 5.318* and *Angle Checks and Synchronism-Check Element Outputs on page 5.325*).

The synchronism-check logic uses the system secondary voltages as applied to the relay terminals. If using PTs with differing ratios on the synchronizing terminals, you must compensate for the differing PT ratios by using a KS*n*M synchronism source ratio factor.

The synchronism-check logic provides for using alternate synchronism-check synchronizing voltages (see *Alternative Synchronism-Check Source Settings on page 5.331*) and both independent and alternative polarizing (reference) voltages (see *Independent Synchronism-Check Polarizing Voltage Selection Settings on page 5.333*) for the two breakers supported by the SEL-411L.

An example best demonstrates the synchronism-check capability in the SEL-411L. This section presents a typical synchronism-check system.

Generalized System

The generalized system single-line drawing in *Figure 5.224* shows a partial circuit breaker-and-a-half or ring-bus substation arrangement. Presuming that both Circuit Breakers BK1 and BK2 are open, the system is split into three sections: Bus 1, Bus 2, and Line.




Figure 5.224 Partial Breaker-and-a-Half or Partial Ring-Bus Breaker Arrangement

Paralleled and Asynchronous Systems

Figure 5.224 shows remote sources for each section. Often, a portion of the power system is paralleled beyond the open Circuit Breakers BK1 and BK2; the remote sources are really the same aggregate source. If the aggregate source is much closer to one side of the open circuit breaker than the other, there is a noticeable voltage angle difference across the system (it is not simply zero degrees). The corresponding angular separation results from load flow and the impedance of the parallel system.

You must consider this angle difference when setting the synchronism-check element for a paralleled system. In this example, do not set the voltage angle difference setting to less than 15–20 degrees nominal. A paralleled system does not imply a zero-degree voltage angle difference at every measuring point.

Alternatively, if the remote sources in each section of the example system shown in *Figure 5.224* are not paralleled beyond the open circuit breakers, the systems are asynchronous. The corresponding phase voltages of two such systems are only in phase at infrequent times—when one of the systems slips by the other. At all other times, the corresponding phase voltages of two such systems are out of phase (sometimes as much as 180 degrees out of phase) as the systems continue to slip by each other.

Single-Phase Voltage Inputs

Figure 5.225 shows single-phase voltage transformers (1 PT) on Bus 1 and Bus 2. Use these single-phase voltage sources to perform a synchronism check across the two circuit breakers.




Figure 5.225 Synchronism-Check Voltages for Two Circuit Breakers

Synchronism check occurs on a single-phase voltage basis—see the single-phase potential transformers (1 PT) shown on each bus in *Figure 5.225*. The assumption is that if the monitored single-phase voltage inputs are in phase (within a settable voltage angle difference), and they meet the criteria of being healthy (within a settable voltage magnitude window) and/or the voltage difference is less than a set limit, the other phase-to-neutral voltages are likewise in phase and share the same voltage magnitude relationship. The line voltage source is three-phase, but you only need a single-phase bus voltage to perform a synchronism check across the corresponding circuit breaker. The relay uses the three-phase voltage from the line for other functions such as fault location and metering.

Setting E25BK*n* := Y

If E25BK*n* is set to Y, where *n* = 1 or 2, the synchronizing logic verifies that both the reference voltage and synchronizing voltage are healthy (within a settable voltage magnitude window above setting 25VL and below setting 25VH) before enabling the synchronism-check logic (see *Figure 5.231*).

Setting E25BK*n* := Y1

If E25BK*n* is set to Y1, where *n* = 1 or 2, the synchronizing logic verifies that the difference voltage between the reference and synchronizing voltages is less than the 25VDIF setting before enabling the synchronism-check logic (see *Figure 5.232*).

Setting E25BK*n* := Y2

If E25BK*n* is set to Y2, where *n* = 1 or 2, the synchronizing logic verifies that both the reference and synchronizing voltages are healthy and that the difference between them is less than the 25VDIF setting before enabling the synchronism-check logic. It combines the logic that is used when E25BK*n* is set to Y or Y1.

Synchronism-Check Settings Example

This example uses a two-circuit breaker arrangement (see *Figure 5.225*). Set the synchronism-check enable settings:

```
E25BK1 := Y  Synchronism Check for Circuit Breaker BK1 (N, Y, Y1, Y2)
E25BK2 := Y  Synchronism Check for Circuit Breaker BK2 (N, Y, Y1, Y2)
```

NOTE: If Global setting NUMBK = 1, the synchronism-check logic is not executed for Breaker 2.

If you are using the SEL-411L on a single circuit breaker, enable synchronism check for only one circuit breaker (E25BK1 := Y and E25BK2 := N).

Figure 5.226 shows the correspondence between the synchronism-check settings and the two-circuit breaker application example. All of these settings are listed in *Section 8: Settings*. The following subsections explain these settings and include an explanation of Alternative Synchronism-Check Voltage Source 2 settings (see *Figure 5.237*).




Figure 5.226 Synchronism-Check Settings

Synchronism-Check Logic Outputs

Figure 5.227 shows the correspondence between synchronism-check logic outputs (Relay Word bits) and the two-circuit breaker arrangement. These Relay Word bits assert to logical 1 (e.g., 59VP equals logical 1) if true and deassert to logical 0 (e.g., 59VS1 equals logical 0) if false. *Table 5.112* lists these Relay Word bits.




Figure 5.227 Synchronism-Check Relay Word Bits

NOTE: If 25ENBK1 = 0 or 25SFBK1 = OFF, then SFZBK1 = 0 and SFBK1 = 0.

Table 5.112 Synchronism-Check Relay Word Bits (Sheet 1 of 2)

Relay Word Bit	Description
59VP	V_P within healthy voltage window
59VS1	V_{S1} within healthy voltage window
59VP1	Breaker 1 polarizing voltage within healthy voltage window
59VP2	Breaker 2 polarizing voltage within healthy voltage window
59DIF1	Breaker 1 synchronizing difference voltage less than limit
59DIF2	Breaker 2 synchronizing difference voltage less than limit
25ENBK1	Circuit Breaker BK1 synchronism-check element enabled
SFZBK1	Circuit Breaker BK1 slip frequency less than 0.005 Hz (“no-slip” condition)
SFBK1	0.005 Hz ≤ Circuit Breaker BK1 slip frequency < 25SFBK1
25W1BK1	Voltage angle across Circuit Breaker BK1 < ANG1BK1
25W2BK1	Voltage angle across Circuit Breaker BK1 < ANG2BK1
25A1BK1	Same operation as 25W1BK1, except for the restrictive operation (0° closure attempt) when setting 25SFBK1 ≠ OFF and the system is slipping (see *Figure 5.236*)
25A2BK1	Same operation as 25W2BK1, except for the restrictive operation (0° closure attempt) when setting 25SFBK1 ≠ OFF and the system is slipping (see *Figure 5.236*)
FAST1	Bus 1 frequency greater than line frequency ($f_{S1} > f_P$)
SLOW1	Bus 1 frequency less than line frequency ($f_{S1} < f_P$)
ALTS1	Alternate synchronism source for BK1 (SELOGIC control equation)
ALTS2	Alternate synchronism source for BK2 (SELOGIC control equation)
ALTP11	BK1 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)

Table 5.112 Synchronism-Check Relay Word Bits (Sheet 2 of 2)

Relay Word Bit	Description
ALTP12	BK1 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)
ALTP21	BK2 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)
ALTP22	BK2 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)
59VS2	V_{S2} within healthy voltage window
25ENBK2	Circuit Breaker BK2 synchronism-check element enabled
SFZBK2	Circuit Breaker BK2 slip frequency less than 0.005 Hz (“no-slip” condition)
SFBK2	0.005 Hz ≤ Circuit Breaker BK2 slip frequency < 25SFBK2
25W1BK2	Voltage angle across Circuit Breaker BK2 < ANG1BK2
25W2BK2	Voltage angle across Circuit Breaker BK2 < ANG2BK2
25A1BK2	Same operation as 25W1BK2, except for the restrictive operation (0° closure attempt) when setting 25SFBK2 ≠ OFF and the system is slipping (see *Figure 5.236*)
25A2BK2	Same operation as 25W2BK2, except for the restrictive operation (0° closure attempt) when setting 25SFBK2 ≠ OFF and the system is slipping (see *Figure 5.236*)
FAST2	Bus 2 frequency greater than line frequency ($f_{S2} > f_P$)
SLOW2	Bus 2 frequency less than line frequency ($f_{S2} < f_P$)

Supervising Circuit Breaker Closing Via Synchronism Check

Use the synchronism-check element outputs to control circuit breaker closing. Some examples follow (the ellipsis indicates other elements that you can add to these SELOGIC control equations).

Supervising Autoreclosing of Circuit Breaker BK1

3P1CLS := **25A1BK1 OR ...** Three-Pole BK1 Reclose Supervision (SELOGIC Equation)

Manual Closing of Circuit Breaker BK1

BK1MCL := **25W2BK1 AND ...** Circuit Breaker BK1 Manual Close (SELOGIC Equation)

PT Connections

Figure 5.228 is an example of connecting PTs to the SEL-411L for two circuit breakers. The Bus 1 and Bus 2 single-phase voltages are connected to relay voltage inputs VAZ and VBZ, respectively. They could just as easily have been connected to any of the other voltage inputs. The voltage connected to voltage input VAZ (setting SYNCS1 := VAZ; see *Figure 5.228*) is not necessarily from A-Phase on Bus 1. Likewise, the voltage connected to voltage input VBZ (setting SYNCS2 := VBZ; see *Figure 5.228*) is not necessarily from B-Phase on Bus 2. The connection can be from any phase-to-neutral or phase-to-phase voltage (as

long as you do not exceed the relay voltage input ratings). Settings in the SEL-411L compensate for any steady-state magnitude or angle difference with respect to a synchronism-check voltage reference, as discussed next in this example.

Three-phase line voltages are connected to relay voltage inputs VAY, VBY, and VCY (these voltage inputs are also used for fault location, loss-of-potential, load encroachment, and directionality). Only one of these single-phase voltage inputs is designated for use in synchronism check. In this example, this voltage input is also designated the synchronism-check voltage reference (setting SYNCP := VAY; see *Figure 5.228*). As the synchronism-check voltage reference, the relay makes all steady-state magnitude and angle adjustments for the Bus 1 and Bus 2 synchronism check voltages (connected to voltage inputs VAZ and VBZ, respectively, as discussed in the preceding paragraph) with respect to this designated reference line voltage, VAY, as discussed later in this example.

For a nominal single-circuit breaker application (Global setting NUMBK := 1), you can use either bus-side potentials or line-side potentials for directional control; connect the three-phase voltage source to voltage inputs VAY, VBY, and VCY. If a single-phase voltage source is available on the other side of the circuit breaker for synchronism check, connect the source to voltage input VAZ, VBZ, or VCZ.




Figure 5.228 Example Synchronism-Check Voltage Connections to the SEL-411L

Voltage Magnitude and Angle Compensation

The *Figure 5.228* example continues in *Figure 5.229*. The *Figure 5.229* example demonstrates possible voltage input connections (presuming ABC phase rotation). The synchronism-check voltage reference (VP) is from the A-Phase voltage (VA) of the line (setting SYNCP := VAY). You can connect phase-to-phase voltage VBC originating from Bus 1, and connect phase-to-neutral voltage VC from Bus 2. Thus, Bus 1 voltage VBC lags synchronism-check voltage reference VP by 90 degrees, and Bus 2 voltage VC lags the synchronism-check voltage reference VP by 240 degrees. To compensate for these steady-state angle differences, set KS1A for Bus 1 and KS2A for Bus 2.

KS1A := **90** Synchronism Source 1 Angle Shift (0, 30, …, 330 degrees)

KS2A := **240** Synchronism Source 2 Angle Shift (0, 30, …, 330 degrees)




Figure 5.229 Synchronism-Check Voltage Reference

For a given secondary base voltage, phase-to-phase voltages are a factor of 1.73 ($\sqrt{3}$) times the magnitude of the phase-to-neutral voltages. In reverse, phase-to-neutral voltages are a factor of 0.58 ($1/\sqrt{3}$) times the magnitude of the phase-to-phase voltages. Therefore, you must compensate the Bus 1 voltage V_{BC} magnitude with setting KS1M to reference it to the synchronism-check voltage reference V_P magnitude.

KS1M := **0.58** Synchronism Source 1 Ratio Factor (0.10–3)

You do not need special magnitude compensation for the Bus 2 voltage V_C to reference Synchronism Source 2 to the synchronism-check voltage reference V_P magnitude; these are both phase-to-neutral voltages with the same nominal rating (for example, 67 V secondary).

KS2M := **1.00** Synchronism Source 1 Ratio Factor (0.10–S3)

As another example of synchronism-source magnitude adjustment flexibility, suppose Bus 1 voltage V_{BC} is 201 V secondary (phase-to-phase), and the synchronism-check voltage reference V_P is 67 V secondary (phase-to-neutral). Then, the magnitude compensation setting would be as in *Equation 5.116*.

$$\text{KS1M} = \frac{67\ \text{V}}{201\ \text{V}} := 0.33$$

Equation 5.116

Normalized Synchronism-Check Voltage Sources VS1 and VS2

The *Figure 5.229* example continues in *Figure 5.230*. *Figure 5.230* graphically illustrates how the introduced settings adjust the Bus 1 and Bus 2 synchronism-check input voltages in angle and magnitude to reference to the synchronism-check voltage reference V_P. The resultant Bus 1 and Bus 2 voltages are the normalized synchronism-check voltage sources V_{S1} and V_{S2}, respectively.

Voltages V_P, V_{S1}, and V_{S2} are used in the logic in the balance of this section to check for healthy voltage and determine voltage phase angle for synchronism-check element operation.




Figure 5.230 Normalized Synchronism-Check Voltage Sources VS1 and VS2

Voltage Checks and Blocking Logic

Two conditions can cause the synchronism-check function in the SEL-411L to abort. These conditions are out-of-range synchronism-check input voltages and block synchronism check configurations that you specify in SELOGIC control equations.

Voltage Magnitude Checks (Applicable When E25BK*n* = Y or Y2)

For synchronism check to proceed for a given circuit breaker (BK1 or BK2) when E25BK*n* = Y or Y2, the voltage magnitudes of the synchronism-check voltage reference V_P and the corresponding normalized synchronism-check voltage source on the other side of the circuit breaker (normalized voltage V_{S1} for Circuit Breaker BK1 and normalized voltage V_{S2} for Circuit Breaker BK2) must lie within a healthy voltage window, bounded by voltage threshold settings 25VH and 25VL (see *Figure 5.231*).

The relay asserts Relay Word bits 59VP, 59VS1, and 59VS2 to indicate healthy synchronism-check voltages V_P, V_{S1}, and V_{S2}, respectively (see *Figure 5.231*). If either of the voltage pairs (V_P and V_{S1} or V_P and V_{S2}) does not meet this healthy voltage criterion, synchronism check cannot proceed for the circuit breaker associated with the corresponding voltage pair.





Figure 5.231 Healthy Voltage Window and Indication

Voltage Difference Checks (Applicable When E25BK*n* = Y1 or Y2)

For synchronism check to proceed for a given circuit breaker (BK1 or BK2) when E25BK*n* = Y1 or Y2, the absolute value of the difference between the synchronism-check reference voltage, VP, and the corresponding normalized synchronism-check voltage source on the other side of the circuit breaker (normalized voltage VS1 for Circuit Breaker BK1 and normalized voltage VS2 for Circuit Breaker BK2) must be less than the 25VDIF setting (see *Figure 5.232*). The logic includes a 5-volt secondary check to ensure the relay does not operate on erroneous signals.

NOTE: Analog quantity VPM is forced to zero when EISYNC = Y; analog quantities VP1M and VP2M are forced to zero when EISYNC = N.



* VPM is replaced with VP1M when EISYNC = Y

** VPM is replaced with VP2M when EISYNC = Y

Figure 5.232 Synchronism-Check Voltage Difference Logic

Block Synchronism Check


If the block synchronism check BSYNBK*n* SELOGIC control equation (where *n* = 1 or 2 for Circuit Breaker BK1 or Circuit Breaker BK2, respectively) asserts, synchronism check cannot proceed for the corresponding circuit breaker. Following is an example for Circuit Breaker BK1:

BSYNBK1 := **52AA1** Block Synchronism Check—BK1 (SELOGIC Equation)

If Circuit Breaker BK1 is closed, the indication back to the relay shows 52AA1 equals logical 1. Thus, BSYNBK1 equals logical 1, and synchronism check is blocked for Circuit Breaker BK1. There is no need to qualify or continue with the synchronism check for circuit breaker closing; the circuit breaker is already closed.

Synchronism-Check Enable Logic

The relay combines the voltage check elements and block synchronism check condition to create a synchronism-check enable condition for each circuit breaker, as shown in *Figure 5.233*. Settings E25BK1 and E25BK2 determine which enable logic is active.



* The pickup timer resets whenever a synchronizing or polarizing voltage source changes.

Figure 5.233 Synchronism-Check Enable Logic, EISYNC = N

Angle Checks and Synchronism-Check Element Outputs

After the relay determines that it is appropriate to enable synchronism-check logic as defined in *Figure 5.233*, the relay must check voltage phase angles across the circuit breakers before a final synchronism-check element output can be available for supervising circuit breaker closing.

The following discussion/examples use Circuit Breaker BK1. Synchronism-check element output operation for Circuit Breaker BK2 is similar (replace BK2 for BK1 in associated settings and Relay Word bits).

Angle Difference Settings ANG1BK1 and ANG2BK1

Each circuit breaker has two angle difference windows. For Circuit Breaker BK1, the maximum angle difference settings are ANG1BK1 and ANG2BK1.

Often, a greater phase angle across the circuit breaker is tolerated for a manual close. Typically, you set angle setting ANG1BK1 for synchronism check in auto-reclosing Circuit Breaker BK1 (e.g., ANG1BK1 := 20 degrees), and you set angle setting ANG2BK1 for synchronism check when manually closing Circuit Breaker BK1 (e.g., ANG2BK1 := 35 degrees).

Synchronism-Check Element Outputs 25W1BK1 and 25A1BK1

Angle difference setting ANG1BK1 affects synchronism-check element outputs 25W1BK1 and 25A1BK1. *Figure 5.234*, *Figure 5.236*, and *Figure 5.236* illustrate the operation of synchronism-check element outputs 25W1BK1 and 25A1BK1.

These outputs operate for a voltage phase angle within and outside the angle difference setting ANG1BK1 for the following three conditions:

- no slip
- slip—no compensation
- slip—with compensation

The operational differences between synchronism-check element outputs 25W1BK1 and 25A1BK1 are apparent in the "slip—with compensation" example (see *Figure 5.236*).

The second angle difference setting (ANG2BK1) for Circuit Breaker BK1 operates similarly to affect synchronism-check element outputs 25W2BK1 and 25A2BK1.

"No-Slip" Synchronism Check

Refer to the paralleled system beyond the open circuit breaker in *Figure 5.225*. For such a system, there is essentially no slip across the open circuit breaker (the monitored voltage phasors on each side are not moving with respect to one another). In a "no-slip" system, any voltage angle difference across the open circuit breaker remains relatively constant.

The four drawings shown in *Figure 5.234* are separate, independent cases for a "no-slip" paralleled system. If the phase angle between the synchronism-check voltage reference VP and the normalized synchronism-check voltage source VS1 is less than angle setting ANG1BK1, synchronism-check element outputs 25W1BK1 and 25A1BK1 both assert to logical 1. The relay declares that the per-phase voltages across Circuit Breaker BK1 are in synchronism. Otherwise, if the phase angle is greater than or equal to angle setting ANG1BK1, element outputs 25W1BK1 and 25A1BK1 both deassert to logical 0; the relay declares that the per-phase voltages across Circuit Breaker BK1 are out-of-synchronism.

The out-of-synchronism phase angles in *Figure 5.234* appear dramatic for a "no-slip" paralleled system. This is for illustrative purposes; these angles are not usually this large in actual systems.




Figure 5.234 "No-Slip" System Synchronism-Check Element Output Response

Slip Frequency and SFZBK1

Relay Word bit SFZBK1 (BK1 Slip Frequency less than 0.005 Hz) also asserts to logical 1, indicating a "no-slip" condition across Circuit Breaker BK1. In other words, the slip frequency is less than 0.005 Hz ($|f_{S1}–f_P| < 0.005$ Hz).

Synchronism-Check Element Output Effects

Note that element outputs 25W1BK1 and 25A1BK1 operate identically in all of the "no-slip" cases in *Figure 5.234* (both assert to logical 1 or deassert to logical 0).

"Slip—No Compensation" Synchronism Check

The four cases ([a], [b], [c], and [d]) shown in *Figure 5.236* are "slip—no compensation" cases for asynchronous systems (not paralleled). The cases progress in time from top to bottom. The normalized synchronism-check voltage source V_{S1} slips with respect to synchronism-check voltage reference V_P. The indication

of the rotation arrow on phasor V_{S1} (and the time progression down the page) shows that the system corresponding to V_{S1} has a higher system frequency f_{S1} than the system corresponding to reference VP with system frequency f_P. The slip frequency across Circuit Breaker BK1 is $f_{S1}–f_P$.




Figure 5.235 "Slip–No Compensation" Synchronism-Check Element Output Response

Positive Slip Frequency

If the slip frequency is positive, V_{S1} is slipping ahead of reference V_P (the system corresponding to V_{S1} has a higher system frequency than the system corresponding to V_P; $f_{S1} > f_P$). Positive slip frequency is the counter-clockwise rotation of V_{S1} with respect to reference V_P, as shown in *Figure 5.236*. Relay Word bit FAST1 asserts to logical 1 (and Relay Word bit SLOW1 deasserts to logical 0) to indicate this condition.

Negative Slip Frequency

If the slip frequency is negative, V_{S1} is slipping behind reference V_P (the system corresponding to V_{S1} has a lower system frequency than the system corresponding to V_P; $f_{S1} < f_P$). For such a case, V_{S1} rotates clockwise with respect to reference V_P. Relay Word bit SLOW1 asserts to logical 1 (and Relay Word bit FAST1 deasserts to logical 0) to indicate this condition.

"No-Slip" Condition

If the absolute value of the slip is less than 0.005 Hz ($|f_{S1}–f_P| < 0.005$ Hz; a "no-slip" condition), both Relay Word bits FAST1 and SLOW1 deassert to logical 0 and Relay Word bit SFZBK1 asserts to logical 1. A "no-slip" condition is confirmed when FAST1 and SLOW1 are deasserted, and SFZBK1 is asserted.

Synchronism-Check Element Output Effects

Compare the corresponding "slip—no compensation" cases in *Figure 5.236* to the previous "no-slip" cases in *Figure 5.234*. Note that synchronism-check element outputs 25W1BK1 and 25A1BK1 operate identically in all cases of the "slip—no compensation" examples in *Figure 5.236* (both assert to logical 1 or deassert to logical 0). The condition of "no-slip" or "slip—no compensation" does not affect the operation of element outputs 25W1BK1 and 25A1BK1 in the scenarios depicted in *Figure 5.234* and *Figure 5.236*.

The similarity of element outputs 25W1BK1 and 25A1BK1 for the "no-slip" condition (*Figure 5.234*) and the "slip—no compensation" (*Figure 5.236*) condition results from the maximum slip frequency setting 25SFBK1 := OFF. Setting 25SFBK1 has no effect in a "no slip" scenario (*Figure 5.234*), but the setting does affect the operation of synchronism-check element output 25A1BK1 (see the "slip—no compensation" scenario, *Figure 5.236*).

With setting 25SFBK1 := OFF, the relay does not compensate for the further angular travel of V_{S1} (with respect to reference V_P) during the Circuit Breaker BK1 close time setting TCLSBK1. The relay measures the phase angle directly with no compensation between reference V_P and V_{S1} for synchronism-check element output 25A1BK1.

The relay always measures the phase angle directly (without compensation) between reference V_P and V_{S1} for element output 25W1BK1. Setting 25SFBK1, time setting TCLSBK1, and whether system conditions are "no slip" (*Figure 5.234*) (see the "slip—no compensation" in *Figure 5.236*) have no effect on element output 25W1BK1.

"Slip—With Compensation" Synchronism Check

Figure 5.236 is derived from *Figure 5.235*, but with the maximum slip frequency setting 25SFBK1 set to some value other than OFF; thus the SEL-411L compensates for circuit breaker closing time with setting TCLSBK1. This results in a compensated normalized synchronism-check voltage source V'_{S1}.

Synchronism-check element output 25W1BK1 in *Figure 5.236* operates the same as in *Figure 5.235*. Element output 25W1BK1 is unaffected by relay settings 25SFBK1 and TCLSBK1, and by whether system conditions are slipping. Element 25W1BK1 follows normalized synchronism-check voltage source V_{S1}.




Figure 5.236 "Slip–With Compensation" Synchronism-Check Element Output Response

Element 25A1BK1 asserts after V'_{S1} slips past V_P. With setting 25SFBK1 (maximum slip frequency) set to other than OFF, the relay calculates V'_{S1} derived from V_{S1}. Phasor V'_{S1} leads V_{S1} by an angle described by *Equation 5.117*.

$$\text{angle} = \frac{(f_{S1} - f_P)\ \text{slip cycle}}{\text{s} \bullet \frac{60\ \text{cyc}}{\text{s}}} \bullet \frac{360^\circ}{\text{slip cycle}} \bullet \text{TCLSBK1 (cyc)}$$

Equation 5.117

From *Equation 5.117* note that the angle between V_{S1} and V'_{S1} increases for a greater slip between V_{S1} and V_P (f_{S1}–f_P), a greater Circuit Breaker BK1 close time setting TCLSBK1, or both in combination.

For any case ([a], [b], [c], or [d]) in *Figure 5.236*, the location of V'_{S1} is the location of V_{S1} a period later (this period is setting TCLSBK1, Circuit Breaker BK1 Close Time). Consider, for example, issuing a close command to Circuit Breaker BK1. If case (b) in *Figure 5.236* represents the time at which the close command occurs, then V_{S1} is the normalized synchronism-check voltage source position at the instant the close is issued and V'_{S1} is the position of V_{S1} when Circuit Breaker BK1 actually closes.

Slip Frequency

If the slip frequency exceeds setting 25SFBK1, synchronism check cannot proceed via element output 25A1BK1. Synchronism check stops because element output 25A1BK1 deasserts to logical 0 for an out-of-range slip frequency condition, regardless of other synchronism-check conditions such as healthy voltage magnitudes.

Synchronism check remains possible (although not necessarily advantageous) if you use element output 25W1BK1 and the slip frequency exceeds setting 25SFBK1. Synchronism-check element 25W1BK1 does not measure slip. In this instance, synchronism check occurs (25W1BK1 is logical 1) when the phase angle difference between reference V_P and V_{S1} is less than angle setting ANG1BK1.

Synchronism-Check Element Output Effects

A contradiction seems to result from analysis of case (a) in *Figure 5.236*; it appears that element output 25A1BK1 should assert to logical 1 because V'_{S1} is within angle setting ANG1BK1. Note in this case, however, that V'_{S1} is approaching synchronism-check reference V_P. This is where element output 25A1BK1 behaves differently than element output 25W1BK1, for setting 25SFBK1 set to some value other than OFF. As V'_{S1} approaches V_P, 25A1BK1 remains deasserted (equals logical 0) until the phase angle difference between reference V_P and V'_{S1} equals zero degrees.

At this zero degrees difference between V_P and V'_{S1} point, element output 25A1BK1 asserts to logical 1. We know the systems will truly be in synchronism (0 degrees between reference V_P and V_{S1}) a period later (this period is setting TCLSBK1, Circuit Breaker BK1 Close Time). Thus, if a close command occurs right at the instant that element output 25A1BK1 asserts to logical 1, there will be a zero-degree phase angle difference across Circuit Breaker BK1 when Circuit Breaker BK1 actually closes. Closing Circuit Breaker BK1 at a phase angle difference of 0 degrees between reference V_P and V'_{S1} minimizes system shock when you bring two asynchronous systems together.

Element output 25A1BK1 remains asserted to logical 1 as V'_{S1} moves away from reference V_P. When the phase angle difference between reference V_P and V'_{S1} is again greater than angle setting ANG1BK1, element output 25A1BK1 deasserts to logical 0.

Alternative Synchronism-Check Source Settings

You can program alternative input sources for each breaker in the synchronism-check function in the SEL-411L. Alternative inputs give you additional flexibility to synchronize other portions of your power system.

The SELOGIC control equation ALTS*n* (*n* = 1 for Breaker 1, 2 for Breaker 2) determines when the relay uses an alternate Synchronism-Check Voltage Source in place of the regular Synchronism-Check Voltage Source for Breaker *n*. When

ALTS*n* is logical 1, the relay substitutes alternative Synchronism-Check Voltage Source (ASYNCS*n*) and corresponding settings AKS*n*M and AKS*n*A for the regular Synchronism-Check Voltage Source values SYNCS*n* KS*n*M, and KS*n*A. The result is a normalized synchronism-check voltage source VS*n* derived from the alternative source.

Example 5.7 Setting Alternative Synchronism-Check Source

Figure 5.237 shows an extra circuit breaker (BK3) and a generator position added to the existing example system of *Figure 5.229*. You can monitor the voltage at the generator position by connecting a single-phase voltage to remaining voltage input VCZ (see *Figure 5.237*). Make setting ASYNCS2 := VCZ to designate this relay voltage input as the alternate synchronism-check voltage source for Breaker 2.

ASYNCS2 := **VCZ**. Alternative Synchronism Source Breaker 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)

For this new synchronism source voltage connection, adjust the source-to-reference magnitude ratio with setting AKS2M and the source-to-reference angle compensation with setting AKS2A, considering the settings for Voltage Magnitude and Angle Compensation.




Figure 5.237 Alternative Synchronism-Check Source 2 Example and Settings

For example, in *Figure 5.237*, the Bus 2 voltage is the regular Synchronism-Check Voltage Source Breaker for synchronism check across Circuit Breaker BK2. However, if Circuit Breaker BK3 is open and the generator switch is closed, the Synchronism-Check Voltage Source 2 transfers to the alternative Synchronism-Check Voltage Source 2 the voltage from the generator position.

For circuit breaker status, make the following 52A auxiliary contact connections from the circuit breaker and switch to control inputs on the SEL-411L:

- Circuit breaker BK3 to IN103
- Generator switch to IN104

Example 5.7 Setting Alternative Synchronism-Check Source (Continued)

These input connections are for this application example only; use relay inputs that are appropriate for your system.

Set the ALTS2 SELOGIC control equation to assert when Circuit Breaker BK3 is open and the generator switch is closed.

ALTS2 := **NOT IN103 AND IN104** Alternative Synchronism Source 2 (SELOGIC Equation)

Independent Synchronism-Check Polarizing Voltage Selection Settings

You can program independent and alternative polarizing voltages for each available breaker synchronism-check element (determined by the NUMBK and E25BK*n* settings) via the enable independent synchronism check setting, EISYNC.

Setting EISYNC := Y enables dynamic reconfiguration of the polarizing sources based on changes in substation topology. See *Example 5.8* for a description of a practical application that uses these settings. Setting EISYNC := N provides the standard polarizing source behavior described earlier in this section.

When EISYNC := Y, each breaker has its own unique polarizing voltage and there are two alternate polarizing sources available for each breaker in addition to the primary polarizing source. Additionally, the VPM analog quantities are forced to zero, and the VP*n*M analog quantity is active per available breaker. When EISYNC := N, the breaker synchronism-check elements for both breakers use the same polarizing voltage (VP) and there are no alternate polarizing sources available.

The user-programmable ALTP*n*1 and ALTP*n*2 logic settings are available while EISYNC = Y, and when combined, they determine the active polarizing voltage for Breaker *n* (*n* = 1 or 2), as shown in *Figure 5.238*. The impact of the logic is then summarized in *Table 5.113*.




Figure 5.238 Alternate Synchronism-Check Polarizing Voltage Selection Logic

Table 5.113 ALTP*n*1 and ALTP*n*2 Settings and Active Synchronism Polarizing Voltage (Sheet 1 of 2)

ALTP*n*1	ALTP*n*2	Polarizing Voltage for Breaker *n*
0	0	SYNCP*n*
0	1	SYNCP*n*

Table 5.113 ALTP*n*1 and ALTP*n*2 Settings and Active Synchronism Polarizing Voltage (Sheet 2 of 2)

ALTP*n*1	ALTP*n*2	Polarizing Voltage for Breaker *n*
1	0	ASYNP*n*1
1	1	ASYNP*n*2

Table 5.113 shows that when ALTP*n*1 := 0, the status of ALTP*n*2 does not impact the selected polarizing voltage. Quantities KP*n*, AKP*n*1, and AKP*n*2 are complex numbers that are derived from separate magnitude and angle settings, as explained earlier in this section.

The synchronizing voltage for Breaker *n* is determined by the ALTS*n* setting. See *Alternative Synchronism-Check Source Settings on page 5.331* for additional information on alternative synchronism-check synchronizing voltages. When ALTS*n* := 0, the synchronizing voltage for Breaker *n* is determined by the SYNCS*n* setting. When ALTS*n* := 1, the synchronizing voltage for Breaker *n* is determined by the ASYNCS*n* setting.

When EISYNC := Y, use the ALTP*n*1 and ALTP*n*2 settings to determine the polarizing voltage and use the ALTS*n* setting to determine the synchronizing voltage. It is important to account for differing nominal secondary voltages and phase-angle relationships that could occur depending on the active polarizing and synchronizing voltage per breaker. When compensating these voltages, create an equivalent voltage base for secondary voltage magnitudes and account for any phase shifts between voltage inputs when compensating angles on a per-breaker basis.


It is easiest to use the expected nominal voltage of the primary polarizing voltage source of one of the breakers as the base voltage and phase angle reference to which all other synchronism-check voltages are to be compensated. Note that this is just a recommendation, not a requirement. When EISYNC := Y, the relay provides the KP*n*M and KP*n*A settings to compensate the magnitude and angle of the primary polarizing voltage input identified by the SYNCP*n* setting. The AKP*n*1M and AKP*n*1A settings compensate the magnitude and angle of the first alternate polarizing voltage input identified by the ASYNP*n*1 setting. The AKP*n*2M and AKP*n*2A settings compensate the magnitude and angle of the second alternate polarizing voltage input identified by the ASYNP*n*2 setting.

As discussed in the *Alternative Synchronism-Check Source Settings on page 5.331*, the relay also provides KS*n*M and KS*n*A to compensate the magnitude and angle of the synchronizing voltage identified by the SYNCS*n* setting and provides the AKS*n*M and AKS*n*A settings to compensate the magnitude and angle of the alternate synchronizing-voltage input identified by the ASYNCS*n* setting. See *Voltage Magnitude and Angle Compensation on page 5.321* for examples and information on how to calculate these compensating settings.

When using independent and alternate polarizing and synchronizing voltages, the primary and alternate polarizing and synchronizing voltages per breaker need to be compensated to the same equivalent base. When performing an autoreclosing scheme with two breakers and independent polarizing voltages, SEL recommends compensating all polarizing and synchronizing voltages for the two breakers (primary and alternate) to a single base. See *Voltage Checks for Autoreclosing and Manual Closing on page 6.43 in the SEL-400 Series Relays Instruction Manual* and evaluate the voltage-check element logic diagrams for the impact differing voltage bases between the two breakers could have on your autoreclosing scheme.

The active polarizing voltage for Breaker *n* is compensated by the associated compensating factors and assigned to the VP*n*M analog quantity. The VP*n*M quantity is compared to the synchronizing source voltage, NVS*n*M, and the voltage-difference setting, 25VDIF, to ensure an acceptable voltage difference between the polarizing and source voltages, as shown in *Figure 5.232*. Note that the NVS*n*M quantity is still determined by the synchronism-check source settings identified in *Alternative Synchronism-Check Source Settings on page 5.331* and needs to be compensated for by using the KS*n*M ratio factors to account for differing PT ratios between voltage measurements. *Figure 5.232* shows the voltage-difference synchronism-check logic for each breaker (*n* = 1 for Breaker 1, *n* = 2 for Breaker 2).

Whenever a synchronizing or polarizing voltage quantity changes through either the ALTS*n* or the ALTP*n*1 and ALTP*n*2 settings, the synchronism check enable bit is reset, and there is a 6-cycle stability counter that must be satisfied prior to re-enabling the Breaker *n* synchronism-check logic (25ENBK*n* = 1). Note that changes to ALTP*n*2 only cause a reset when ALTP*n*1 = 1.



* The pickup timer resets whenever a synchronizing or polarizing voltage source changes.

Figure 5.239 Synchronism-Check Enable Logic, EISYNC = Y

Once the synchronism-check logic is enabled for Breaker *n* (25ENBK*n* = 1), the active synchronism-check polarizing voltage magnitude (VP*n*M) based on the ALTP*n*1 and ALTP*n*2 settings and the active synchronizing voltage magnitude (NVS*n*M) based on the ALTS*n* setting are compared and used in the exact same manner as described in *Angle Checks and Synchronism-Check Element Outputs on page 5.325*, *"No-Slip" Synchronism Check on page 5.326*, and *"Slip—With Compensation" Synchronism Check on page 5.329*. Refer to these sections for corresponding synchronism-check element outputs based on the VP*n*M and NVS*n*M inputs.

Example 5.8 Synchronism-Check Application/Settings Example (EISYNC = Y)

Figure 5.240 shows a breaker-and-a-half application with two buses (Bus 1 and Bus 2) and two terminating lines (Line 1 and Line 2). The Line 1 relay performs synchronism checking for Breakers 1 and 2. Voltage measurements from the buses and lines are mapped to the relay input terminals as follows:

Bus 1 - VAZ

Line 1 - VAY

Line 2 - VBZ

Bus 2 - VCZ

The bus voltages are available to the relay unconditionally. The Line 1 voltage measurement (VAY) is only available to the relay if the Line 1 disconnect switch, 89L1, is closed (the potential transformer is on the line side of the disconnect switch). Similarly, the Line 2 voltage measurement (VBZ) is only available to the relay if the Line 2 disconnect switch, 89L2, is closed. Assume the normally open 89L1A and 89L2A contacts are mapped to relay digital inputs IN201 and IN202, respectively.

Consider the settings for the Breaker 1 synchronism-check element. The Bus 1 voltage (VAZ) acts as the synchronizing quantity for Breaker 1, and no alternate value is needed. The synchronizing-voltage settings for Breaker 1 are SYNCS1 := VAZ and ALTS1 := NA.

VAY is the preferred polarizing quantity for Breaker 1. If disconnect switch 89L1 is open and this voltage is unavailable, the relay instead uses VBZ (from Line 2) as a first alternate polarizing source for Breaker 1. If disconnect switches 89L1 and 89L2 are both open, the relay uses the Bus 2 voltage (VCZ) as a second alternate polarizing source for Breaker 1. The polarizing voltage settings for Breaker 1 are SYNCP1 := VAY, ASYNP11 := VBZ, ASYNP12 := VCZ, ALTP11 := NOT IN201, and ALTP12 := NOT IN202.

Consider the settings for the Breaker 2 synchronism-check element. VAY is the preferred polarizing quantity for Breaker 2. If disconnect switch 89L1 is open and this voltage is unavailable, the relay instead uses VAZ (from Bus 1) as an alternate polarizing source for Breaker 2. The polarizing voltage settings for Breaker 2 are SYNCP2 := VAY, ASYNP21 := VAZ, ALTP21 := NOT IN201, ALTP22 := NA.

VBZ is the preferred synchronizing quantity for Breaker 2. If disconnect switch 89L2 is open and this voltage is unavailable, the relay instead uses VCZ (from Bus 2) as an alternate synchronizing source for Breaker 2. The synchronizing voltage settings for Breaker 2 are SYNCS2 := VBZ, ASYNCS2 := VCZ, and ALTS2 := NOT IN202.

As a final application note for EISYNC = Y, be sure to use the built-in ratio factors and angle-correction factors to compensate for use of voltages from different phases (e.g., A, B, or C), and to compensate for differently connected potential transformers (e.g., delta or wye).

Example 5.8 Synchronism-Check Application/Settings Example (EISYNC = Y)




Figure 5.240 Alternate Synchronism-Check Polarizing Voltage Example System

This page intentionally left blank

SECTION 6

Protection Application Examples

NOTE: To ensure proper communication and protection, please refer to the firmware compatibility in *Table A.2*.

This section provides detailed instructions for setting the SEL-411L relay protection functions. Use these application examples to help familiarize yourself with the relay, and to assist you with your own protection settings calculations. The settings that are not mentioned in these examples do not apply.

Detailed setting calculation guidelines are provided for the following applications:

- *Two-Terminal 500 kV Line Differential Example on page 6.1*
- *Three-Terminal 345 kV Line Differential Example on page 6.19*

Two-Terminal 500 kV Line Differential Example

Figure 6.1 shows a two-ended overhead 500 kV line with SEL-411L Relays at each end. This example explains how to select settings for each relay.




Figure 6.1 500 kV Overhead Transmission Line

In this example,

- Redundant communications channels are employed.
- Channel 1 is direct fiber.
- Channel 2 uses EIA-422 routed through multiplexers.
- Tripping is single-pole.

- Distance protection is enabled as backup.
- A separate breaker relay is responsible for autoreclose, breaker failure, synchronism check, and control functions.

Power System Data

Table 6.1 lists the power system data for this application example. Use this example as a guide and substitute the values and parameters that correspond to your system when you set the relay.

Table 6.1 System Data—500 kV Overhead Transmission Line and CT/PT Ratios

Parameter	Value
Nominal system line-to-line voltage	500 kV
Nominal frequency	60 Hz
Line length	70 miles
Line impedance	
Z_{1L}	0.505 Ω/ mile ∠ 87.9° primary
Z_{0L}	1.929 Ω/ mile ∠ 76.4° primary
B_{1L} (pos. seq. susceptance)	0.009 mS/ mile primary
B_{0L} (zero seq. susceptance)	0.005 mS/ mile primary
Source S impedance	
$Z_{1S} = Z_{0S}$	50 Ω ∠ 88° primary
Source R impedance	
$Z_{1R} = Z_{0R}$	20 Ω ∠ 88° primary
Maximum line load current	1500 A ∠ 30° primary
PTR (potential transformer ratio)	500 kV: 111.11 V = 4500 (both stations)
CTR (current transformer ratio)	1600:5 = 320 (relay S) 2000:5 = 400 (relay R)
Nominal relay current	5 A secondary
CT class	C800
Total CT burden	1.25 Ω
Phase rotation	ABC

Use the data from *Table 6.1* to calculate the secondary impedances listed in *Table 6.2*.

Table 6.2 Secondary Values

Parameter	Value
Line impedance—Relay S (CT/VT = 0.071)	
Z_{1L}	2.51 Ω ∠87.9°
Z_{0L}	9.60 Ω ∠76.4°
Line impedance—relay R (CT/VT = 0.089)	
Z_{1L}	3.14 Ω ∠87.9°
Z_{0L}	12.00 Ω ∠76.4°

Application Summary

This application is for two circuit breakers with single-pole tripping and the following protection functions:

- Line current differential protection
- Stub bus protection
- Stepped distance backup protection

Relay settings that this example does not mention do not apply to this application example.

Global Settings

Choose appropriate names for the Station and Relay ID.

You will have the following at Terminal S:

SID := **Station S** Station Identifier (40 characters)

RID := **Relay S** Relay Identifier (40 characters)

You will have the following at Terminal R:

SID := **Station R** Station Identifier (40 characters)

RID := **Relay R** Relay Identifier (40 characters)

Both terminals are circuit breaker-and-a-half configurations. Therefore, configure the SEL-411L for two circuit breakers.

You will have the following at both terminals:

NUMBK := **2** Number of Breakers in Scheme (1, 2)

Choose appropriate names for the circuit breakers.

BID1 := **Circuit Breaker 1** Breaker 1 Identifier (40 characters)

BID2 := **Circuit Breaker 2** Breaker 2 Identifier (40 characters)

Select the nominal frequency and phase rotation.

NFREQ := **60** Nominal System Frequency (50, 60 Hz)

PHROT := **ABC** System Phase Rotation (ABC, ACB)

Breaker Monitor (Both Stations)

Set the relay to indicate that both circuit breakers are single-pole trip type.

BK1TYP := **1** Breaker 1 Trip Type (Single-Pole = 1, Three-Pole = 3)

The SEL-411L uses normally open auxiliary contacts from the circuit breakers to determine whether each pole is open or closed.

Breaker 1

52AA1 := **IN201** A-Phase N/O Contact Input-BK1 (SELOGIC control equation)

52AB1 := **IN202** B-Phase N/O Contact Input-BK1 (SELOGIC control equation)

52AC1 := **IN203** C-Phase N/O Contact Input-BK1 (SELOGIC control equation)

Breaker 2

BK2TYP := **1** Breaker 2 Trip Type (Single-Pole = 1, Three-Pole = 3)

52AA2 := **IN204** A-Phase N/O Contact Input-BK2 (SELOGIC control equation)

52AB2 := **IN205** B-Phase N/O Contact Input-BK2 (SELOGIC control equation)

52AC2 := **IN206** C-Phase N/O Contact Input-BK2 (SELOGIC control equation)

Port 87 Settings

This application uses redundant channels. Channel 1 uses direct fiber; Channel 2 connects to a SONET network. Choose 2SD to enable redundant channel operation.

You will have the following at both terminals:

E87CH := **2SD** Enable 87L Channel (N, 2SS, 2SD, 3SS, 3SM, 2E, 3E, 4E)

Channel 1 has lower latency and therefore the fastest communications time. In addition, Channel 1 communication is symmetrical, because fiber-optic communications channels are inherently symmetrical. Therefore, choose Channel 1 as the primary channel.

87PCH := **1** 87L Primary Serial Channel (1, 2)

For security, choose unique addresses for all relays.

You will have the following at Relay S:

87TADR := **1** Relay Transmit Address (1–255)

87R1ADR := **2** Channel 1 Receive Address (1–255)

87R2ADR := **2** Channel 2 Receive Address (1–255)*

* If E87CH = 2SD, then the relay uses 87R1ADR for both channel receive addresses. This ensures that both channels have identical addresses.

You will have the following at Relay R:

87TADR := **2** Relay Transmit Address (1–255)

87R1ADR := **1** Channel 1 Receive Address (1–255)

87R2ADR := **1** Channel 2 Receive Address (1–255)*

*If E87CH = 2SD, then the relay uses 87R1ADR for both channel receive addresses. This ensures that both channels have identical addresses.

Channel 2 is configured for EIA-422 communication. Choose receive and transmit clock edge settings to match your downstream communications hardware.

You will have the following at both terminals:

87RXCE2 := **R** Channel 2 EIA-422 Receive Clock Edge (R, F)

87TXCE2 := **R** Channel 2 EIA-422 Transmit Clock Edge (R, F)

Channel 1 uses direct fiber, so channel asymmetry will not be an issue. Choose channel-based data synchronization for this channel because this method is independent from any external time sources. Channel 2 communication routes over a SONET network. On SONET networks, channel asymmetry could be an issue. This example assumes asymmetry can be a problem. Note that many SONET systems can ensure symmetrical channels allowing the channel-based synchronization for the 87L elements. Time-based data synchronization is tolerant of asymmetry, so choose T (Time-based) for this channel.

87CH1SN := **C** Data Sync Ch 1 (C-Channel based, T-Time based)

87CH2SN := **T** Data Sync Ch 2 (C-Channel based, T-Time based)

In this application, the backup channel uses time-based data synchronization. This channel will become active only if the primary channel fails. Choose Time Fall Back Mode 1. In the case of Channel 1 failure and absence of required time sources for Channel 2, the 87L function is effectively inhibited for all relays of the differential system.

87TFB := **1** Time Fall Back Mode (1–4)

87 Channel Monitoring

Choose channel monitoring settings based on the expected characteristics of the particular channel. For example, assume that the channel report (use the **COM 87L** command) during commissioning of this application displays the values in *Figure 6.2*.

```
Channel round trip delay
Delay [ms]  Ch. 1 [%]  Ch. 2 [%]
0-2          97.2        0.8
2-4           2.5       98.1
4-6           0.3        1.1
6-8           0.0        0.0
8-10          0.0        0.0
10-12         0.0        0.0
12-15         0.0        0.0
15-20         0.0        0.0
20-30         0.0        0.0
30+           0.0        0.0

Channel asymmetry
Asymm [ms]   Ch. 1 [%]  Ch. 2 [%]
0.00-0.25     99.8       95.4
0.25-0.50      0.2        4.6
0.50-0.75      0.0        0.0
0.75-1.00      0.0        0.0
1.00-1.50      0.0        0.0
1.50-2.00      0.0        0.0
2.00-3.00      0.0        0.0
3.00-4.00      0.0        0.0
4.00-5.00      0.0        0.0
5.00+          0.0        0.0
```

Figure 6.2 Channel Report During Commissioning Testing

From the report, we see that round-trip delay for Channel 1 is in the range of 0–2 ms (97.2 percent) and in the range of 2–4 ms (98.1 percent) for Channel 2. Set the Max Round Trip Delay setting to 4 ms for Channel 1 and to 6 ms for Channel 2.

Channel asymmetry is low for both channels (in the 0.00–0.25 ms range). A step change in channel delay can be attributed to channel switching. Set the maximum step change delay to a low value (3 ms) to detect this event. The 87L characteristic settings can accommodate asymmetry of between 1 ms and 4 ms. Experience has shown that channel asymmetry could be an issue on SONET networks, and we need to set the allowable asymmetry longer on Channel 2 than on Channel 1. Set the maximum allowable asymmetry to 1 ms on Channel 1 and to 4 ms on Channel 2.

You will have the following at both terminals:

87CH1MT := **4** Max. Round Trip Delay for Ch 1 (OFF, 1.0–50 ms)

87CH1MD := **3** Max. Step Change in Ch 1 Delay (OFF, 3.0–50 ms)

87CH1MA := **1** Max. Allowable Asym. for Ch 1 (OFF, 0.2–10 ms)

87CH2MT := **6** Max. Round Trip Delay for Ch 2 (OFF, 1.0–50 ms)

87CH2MD := **3** Max. Step Change in Ch 2 Delay (OFF, 3.0–50 ms)

87CH2MA := **4** Max. Allowable Asym. for Ch 2 (OFF, 0.2–10 ms)

Configure the 87L recorder to trigger for a channel alarm or a differential operation.

87CHTRG := **87LSP OR 87OP** 87L Recording Trigger (SELOGIC control equation)

Many records will not be of interest, so disable write protect.

87CHWP := **N** Enable Write Protect 87L Recording Files (Y,N)

The relay sends data at the rate of 64 kb/s (multiplexer rates may be faster). A healthy channel should have a bit error rate (BER) of less than 10^{-4} (or 1 in 10000 bits). Assuming that errors are uniformly distributed, we can calculate lost bits over a 40-second period: $\frac{64 \bullet 1024 \bullet 40}{10000} \cong 262$ lost bits. When the relay detects a bit error, the relay rejects the whole packet, not just the bit. Therefore, the number of lost packets equals the number of lost bits. Set the lost packet alarm threshold to 262.

87CH1PC := **262** Ch 1 Lost Packet Alarm Thres. (OFF, 1–2500)

87CH2PC := **262** Ch 2 Lost Packet Alarm Thres. (OFF, 1–2500)

Group Settings

Line Configuration

In this application, CTs at the same terminal have the same CT ratios.

You will have the following at terminal S:

CTRW := **320** Current Transformer Ratio—Input W (1–50000)

CTRX := **320** Current Transformer Ratio—Input X (1–50000)

You will have the following at terminal R:

CTRW := **400** Current Transformer Ratio—Input W (1–50000)

CTRX := **400** Current Transformer Ratio—Input X (1–50000)

Enter the PT ratio and nominal secondary voltage according to *Table 6.1*.

You will have the following at both terminals:

PTRY := **4500** Potential Transformer Ratio—Input Y (1.0–10000)

VNOMY := **111** PT Nominal Voltage (L-L)—Input Y (60–300 V, sec)

Enter the secondary impedances according to *Table 6.2*.

Relay S:

Z1MAG := **2.51** Pos.-Seq. Line Impedance Mag. (0.05–255 Ω, sec)

Z1ANG := **87.9** Pos.-Seq. Line Impedance Angle (5.00–90°)

Z0MAG := **9.60** Zero-Seq. Line Impedance Mag. (0.05–255 Ω, sec)

Z0ANG := **76.4** Zero-Seq. Line Impedance Angle (5.00–90°)

Relay R:

Z1MAG := **3.14** Pos.-Seq. Line Impedance Mag. (0.05–255 Ω, sec)

Z1ANG := **87.9** Pos.-Seq. Line Impedance Angle (5.00–90°)

Z0MAG := **12.00** Zero-Seq. Line Impedance Mag. (0.05–255 Ω, sec)

Z0ANG := **76.4** Zero-Seq. Line Impedance Angle (5.00–90°)

Relay Configuration

Enable the 87L elements. You will have the following at both terminals:

E87L := **Y** Enable 87L Function (Y, N)

Use the primary positive-sequence shunt susceptance from *Table 6.1* and nominal line voltage to calculate the steady-state charging current.

$$I_{CH} = V_{Nominal(ph-n)} \bullet \text{Line Length} \bullet B_{1L}$$

Equation 6.1

$$I_{CH} = \left(\frac{500\ \text{kV}}{\sqrt{3}} \bullet (70\ \text{mi} \bullet 0.009)\frac{\text{mS}}{\text{mi}}\right) = 182\ \text{A primary}$$

Equation 6.2

Dividing by the largest CT primary, we obtain the following:

$$I_{CH} = \frac{182\ \text{A}}{2000\ \text{A}} = 0.091\ \text{per unit}$$

Equation 6.3

Charging current compensation is not necessary because this value is significantly less than the typical minimum pickup of the current differential. Compare the amount of charging current calculated in *Equation 6.2* to the 87LPP setting. If the charging current exceeds 25 percent of the 87LPP setting, consider enabling the charging current compensation logic.

You will have the following at both terminals:

E87LCC := **N** Enable Line Charging Current Compensation (Y, N)

Enable two mho phase and ground-distance zones for backup protection.

The SIR that Relay S sees for a fault at the Zone 1 (80 percent of the line) reach will be as follows:

$$SIR = \frac{|Z_{1S}|}{0.8 \bullet |Z_{1L}|} = \frac{3.556}{0.8 \bullet 2.514} = 1.768$$

Equation 6.4

This value is less than 5, so CVT transient detection is not necessary.

Use common time delays to reduce the likelihood of a timer reset during an evolving fault. Set separate phase and ground time delays to OFF.

You will have the following at both terminals:

E21MP := **2** Mho Phase-Distance Zones (N, 1–5)

E21MG := **2** Mho Ground-Distance Zones (N, 1–5)

E21XP = **2** Quad Phase-Distance Zones (N, 1–5)

E21XG = **2** Quad Ground-Distance Zones (N, 1–5)

ESPQUAD := **N** Enable Self-Polarized Quadrilateral Distance Zones (Y, N)

ECVT := **N** CVT Transient Detection (Y, N)

ESERCMP := **N** Enable Series-Compensated Line Logic (Y, N)

ECDTD := **Y** Distance Element Common Time Delay (Y, N)

Enable SOTF, out-of-step blocking, load encroachment, single-phase instantaneous overcurrent (for SOTF), and loss-of-potential. Disable all other functions.

You will have the following at both terminals:

ESOTF := **Y** Switch-Onto-Fault (Y, N)

EOOS := **Y** Out-of-Step (Y, Y1, N)

ELOAD := **Y** Load Encroachment (Y, N)

E50P := **1** Phase Inst./Def.-Time O/C Elements (N, 1–4)

E50G := **N** Res. Ground Inst./Def.-Time O/C Elements (N, 1–4)

E50Q := **N** Neg.-Seq. Inst./Def.-Time O/C Elements (N, 1–4)

E51 := **N** Enable Inverse-Time Overcurrent Elements (N, 1–10)

E81 := **N** Enable Frequency Elements (N, 1–6)

E27 := **N** Enable Under Voltage Elements (N, 1–6)

E59 := **N** Enable Over Voltage Elements (N, 1–6)

E32P := **N** Select the Number of Under/Over Power Elements Required (N, 1–4)

E32 := **AUTO2** Directional Control (Y, AUTO, AUTO2)

ETHRIEC := **N** Enable IEC Thermal Element (N, 1–3)

ECOMM := **N** Comm. Scheme (N, DCB, POTT, POTT2, POTT3, DCUB1, DCUB2)

EBFL1 := **N** Breaker 1 Failure Logic (N, 1, 2, Y1, Y2)

EBFL2 := **N** Breaker 2 Failure Logic (N, 1, 2, Y1, Y2)

E25BK1 := **N** Synchronism Check for Breaker 1 (Y, N, Y1, Y2)

E25BK2 := **N** Synchronism Check for Breaker 2 (Y, N, Y1, Y2)

E79 := **N** Reclosing (Y, Y1, N)

EMANCL := **N** Manual Closing (Y, N)

ELOP := **Y1** Loss-of-Potential (Y, Y1, N)

EDEM := **N** Demand Metering (N, THM, ROL)

ETWFL := N Enable Traveling Wave Fault Location (Y, N)

EADVS := **N** Advanced Settings (Y, N)

87 Current Differential Protection

In this application, the relay measures the currents directly from both breakers. Each of the CTs has the proper polarity, meaning that primary current flowing into the breaker and onto the line is in phase with the current leaving the CT terminal with the polarity mark. Therefore, include both the W and X current inputs and choose P for polarity.

You will have the following at both terminals:

87CTWL := **1** Terminal W permanently included in 87L Element (SELOGIC control equation)

87CTPWL := **P** CT Polarity of Terminal W (P = Pos., N = Neg.)

87CTXL := **1** Terminal X permanently included in 87L Element (SELOGIC control equation)

87CTPXL := **P** CT Polarity of Terminal X (P = Pos., N = Neg.)

You will have the following at Terminal S:

87CTP1R := **2000** Max. CT Primary Current Remote Relay 1 (1–50000)

You will have the following at Terminal R:

87CTP1R := **1600** Max. CT Primary Current Remote Relay 1 (1–50000)

The CT ratios are different at each end of the line. The following calculation helps to determine the TAP settings.

Automatic calculation of TAP values is as follows:

$$CTP_{BASE} = \max(\text{Remote CT Primary, Local CT Primary}) = \max(1600, 2000) = 2000$$

Equation 6.5

You will have the following at Terminal S:

$$TAP = \frac{CTP_{BASE}}{CTR_{LOCAL}} = \frac{2000}{320} = 6.25$$

Equation 6.6

You will have the following at Terminal R:

$$TAP = \frac{CTP_{BASE}}{CTR_{LOCAL}} = \frac{2000}{400} = 5.00$$

Equation 6.7

The relay will generate the following values.

You will have the following at Relay S:

87LTAPW := **6.25** Tap Value of Terminal W (5.00–50)

87LTAPX := **6.25** Tap Value of Terminal X (5.00–50)

You will have the following at Relay R:

87LTAPW := **5.00** Tap Value of Terminal W (5.00–50)

87LTAPX := **5.00** Tap Value of Terminal X (5.00–50)

CT Performance for External Faults

The steps for determining CT performance are as follows:

- Calculate the current (IF) for an external fault. Include both phase faults and ground faults.
- Calculate the system X/R ratio.
- Use *Equation 6.10* to determine whether you can expect CT saturation.
- In the case that saturation is possible and the CTs comprising the zone have different characteristics, ratios, or burdens, use simulation tools to evaluate the CT performance.

For this example, assume an external ground fault at S. This location will produce the largest secondary fault current. Determine the secondary current at R from the following:

$$I_{1F} = \frac{3 \bullet V_{LN}}{ZT} \bullet \frac{1}{CTRR} = 10.2 \text{ A secondary}$$

Equation 6.8

where $ZT = (3 \bullet Z_{1R} + 2 \bullet Z_{1L} + Z_{0L})$.

We can calculate the system X/R ratio as follows:

$$X/R = \frac{\mathrm{Im}(Z_{1R} + Z_{1L})}{\mathrm{Re}(Z_{1R} + Z_{1L})} = \frac{(19.988 + 35.326)}{(0.698 + 1.295)} = 26.25$$

Equation 6.9

We can use *Equation 6.10* to determine CT performance. Saturation will not occur if *Equation 6.10* is satisfied.

$$Z_{burden} < \frac{V_S}{I_F \bullet (X/R + 1)}$$

Equation 6.10

where:

Z_{burden} is the total loop impedance of the CT secondary circuit for the particular fault type.

V_S is the saturation voltage of the CT.

$$Z_{burden} < \frac{800\ \mathrm{V}}{10.2\ \mathrm{A}(28 + 1)}\ \Omega$$

$$Z_{burden} < 2.70\ \Omega$$

For a ground fault, the total burden (Z_{burden}) is 2 • 1.25 Ω = 2.5 Ω, i.e., Z_{burden} (2.5 Ω) < 2.7 Ω.

We obtain similar results for a fault at S. Therefore, we need not worry about CT saturation for this application.

Minimum Fault Levels

In calculating the minimum fault current, we assume a resistive fault with load.

Equation 6.11 provides the total fault current for a resistive ground fault during load conditions:

$$I_{1F} = \frac{3 \bullet (V_{LN} - (I_{LOAD} \bullet (Z_{1S} + d \bullet Z_{1L})))}{\dfrac{2 \bullet (Z_{1S} + d \bullet Z_{1L}) \bullet (Z_{1R} + (1 - d) \bullet Z_{1L})}{Z_{1S} + Z_{1L} + Z_{1R}} + \dfrac{(Z_{0S} + d \bullet Z_{0L}) \bullet (Z_{0R} + (1 - d) \bullet Z_{0L})}{Z_{0S} + Z_{0L} + Z_{0R}} + 3 \bullet R_f}$$

Equation 6.11

where *d* is the fault location in per unit, and R_f is the fault resistance.

Equation 6.11 is applicable to any two-terminal line. For highly resistive faults (R_f >> system impedances), this equation reduces to the following:

$$I_{1F} \cong \frac{V_{LN}}{R_f}$$

Equation 6.12

The following equation provides the ratio of the remote and local currents (I_{AR}/I_{AL}) for this fault.

$$K_P = \frac{2 \bullet (1 - C_1) + (1 - C_0) - \left(3 \bullet \frac{I_{LOAD}}{I_{1F}}\right)}{2 \bullet C_1 + C_0 + 3 \bullet \frac{I_{LOAD}}{I_{1F}}}$$

Equation 6.13

Where C_1 and C_0 are the positive-sequence and zero-sequence current distribution factors provided by the following:

$$C_1 = \frac{Z_{1R} + (1 - d) \bullet Z_{1L}}{Z_{1S} + Z_{1L} + Z_{1R}} \qquad C_0 = \frac{Z_{0R} + (1 - d) \bullet Z_{0L}}{Z_{0S} + Z_{0L} + Z_{0R}}$$

Equation 6.14

For a fault in the middle of the line with $R_f = 100\ \Omega$, we can apply the values from *Table 6.1* to *Equation 6.11–Equation 6.13*.

$I_{1F} = 2631$ A

We then divide by the base current, as in the following:

$$\frac{I_{1F}}{I_{base}} - \frac{2631\ A}{2000\ A} = 1.3$$

Equation 6.15

The current distribution factors from *Equation 6.14* are as follows:

$C_1 = 0.358 \angle -0.01°$, $C_0 = 0.427 \angle -1.31°$

and from *Equation 6.13* using C_1 and C_0:

$K_P = 0.34 \angle -83.88°$

Note that this value will be near the Y axis in the lower half of the alpha plane and on the edge of the 87LP characteristic when you apply typical settings. We can conclude that the phase differential will operate for resistive faults of as much as 100 Ω at maximum load.

The equations for K_2 and K_0 are as follows:

$$K_2 = \frac{1 - C_1}{C_1} \qquad K_0 = \frac{1 - C_0}{C_0}$$

Equation 6.16

We obtain the following by substituting the previously calculated values for C_1 and C_0,

$K_2 = 1.79 \angle 0.02°$ and $K_0 = 1.34 \angle 2.29°$

Note that these values will be close to the X axis on the right-hand side of the alpha plane. Clearly, the negative-sequence and zero-sequence elements are not impacted by load and will operate for higher fault resistance values. Enable the 87LQ and 87LG elements to provide coverage beyond the value provided previously.

The fault calculations show that we can apply default settings for the pickup, radius, and blocking angle of the differential elements. Choose the following:

87LPP := **1.2** Pickup 87LP Element (OFF, 0.1–2 pu)

87LPR := **6** Radius 87LP Element (1.2–8)

87LPA := **195** Block Angle 87LP Element (90–270°)

87LQP := **0.25** Pickup 87LQ Element, Sec. Mode (0.1–2 pu)
87LQR := **6** Radius 87LQ Element, Sec. Mode (1.2–8)
87LQA := **195** Block Angle 87LQ Element, Sec. Mode (90–270°)
87LGP := **0.25** Pickup 87LG Element (OFF, 0.1–2 pu)
87LGR := **6** Radius 87LG Element (1.2–8)
87LGA := **195** Block Angle 87LG Element (90–270°)
87LPPS := **0.6** Pickup 87LP Element, Sec. Mode (0.1–2 pu)
87LPRS := **7.2** Radius 87LP Element, Sec. Mode (1.2–8)
87LPAS := **234** Block Angle 87LP Element, Sec. Mode (90–270°)
87LQPS := **0.3** Pickup 87LQ Element (OFF, 0.1–2 pu)
87LQRS := **7.2** Radius 87LQ Element (1.2–8)
87LQAS := **234** Block Angle 87LQ Element (90–270°)
87LGPS := **0.3** Pickup 87LG Element, Sec. Mode (0.1–2 pu)
87LGRS := **7.2** Radius 87LG Element, Sec. Mode (1.2–8)
87LGAS := **234** Block Angle 87LG Element, Sec. Mode (90–270°)
ESTUB := **NOT IN208** Enable Stub Bus Protection (SELOGIC control equation)

Mho Phase-Distance Element Reach

Reach settings for Zones 1 and 2 (phase and ground) follow typical guidelines of 80 percent of the line impedance magnitude, Z1MAG, for the underreaching Zone 1 and 120 percent for the overreaching Zone 2:

At Relay S, we would then have the following:

Zone 1 Reach = 2.51 Ω • 0.80 = 2.01 Ω

Zone 2 Reach = 2.51 Ω • 1.20 = 3.02 Ω

Z1MP := **2.01** Zone 1 Reach (OFF, 0.05–64 Ω, sec)
Z2MP := **3.02** Zone 2 Reach (OFF, 0.05–64 Ω, sec)

Mho Ground-Distance Element Reach

Set ground elements for Relay S with the same reach as for the phase elements.

Zone 1 Reach = 2.51 Ω • 0.80 = 2.01 Ω

Zone 2 Reach = 2.51 Ω • 1.20 = 3.02 Ω

Z1MG := **2.01** Zone 1 (OFF, 0.05–64 Ω, sec)
Z2MG := **3.02** Zone 2 (OFF, 0.05–64 Ω, sec)

At Relay R, we would then have the following:

Zone 1 Phase Reach = 3.14 Ω • 0.80 = 2.51 Ω

Zone 2 Phase Reach = 3.14 Ω • 1.20 = 3.77 Ω

Zone 1 Ground Reach = 3.14 Ω • 0.80 = 2.51 Ω

Zone 2 Ground Reach = 3.14 Ω • 1.20 = 3.77 Ω

Z1MP := **2.51** Zone 1 Reach (OFF, 0.05–64 Ω, sec)
Z2MP := **3.77** Zone 2 Reach (OFF, 0.05–64 Ω, sec)
Z1MG := **2.51** Zone 1 (OFF, 0.05–64 Ω, sec)
Z2MG := **3.77** Zone 2 (OFF, 0.05–64 Ω, sec)

Quadrilateral Ground-Distance Element Reach

The reactive reach for each zone of quadrilateral ground-distance protection lies on the relay characteristic angle (Z1ANG), rather than on the ordinate (reactance) of the impedance plane (see *Figure 6.3*).




Figure 6.3 Quadrilateral Ground-Distance Element Reactive Reach Setting

Zone 1 Reactance

Zone 1 quadrilateral ground-distance reactance reach must meet the same requirement as that for Zone 1 mho phase-distance protection; the reach setting should be no greater than 80 percent of the line.

$$XG1 = 0.8 \bullet Z_{1L} = 2.51\ \Omega$$

XG1 := **2.51**. Zone 1 Reactance (OFF, 0.05–64 Ω secondary)

Zone 1 Resistance

One of the considerations in determining the setting of the resistive reach involves PT and CT composite angle error θ_ε. For a Zone 1 application, the requirement is that Zone 1 never overreaches for any external fault. Assuming that for resistive faults at the remote bus there is a PT and CT composite angle error θ_ε, the effective reactance measured will tilt down an extra θ_ε degrees, as shown in *Figure 6.4*.




Figure 6.4 CT and VT Composite Angle Error Evaluation for Zone 1 Resistive Reach

For increasing RG1, the intersection with the Zone 1 reactive line is the indication of $RG1_{MAX}$, the maximum secure resistive reach setting for Zone 1. Using the law of sines and trigonometry, you can calculate $RG1_{MAX}$ by considering the per-unit reach *m* of the Zone 1 reactance XG1 and the PT and CT composite angle error θ_ε by using *Equation 6.17*.

$$RG1_{MAX} = \frac{\sin(\theta_\varepsilon + Z1ANG)}{\sin(\theta_\varepsilon)} \bullet (1 - m) \bullet Z1MAG$$

Equation 6.17

Equation 6.17 defines $RG1_{MAX}$, taking into account the error θ_ε. $RG1_{MAX}$ is a function of the reactance reach setting (XG1), the positive-sequence line impedance magnitude (Z1MAG) and angle (Z1ANG), and the total angular error θ_ε.

XG1 is set at 80 percent of the transmission line (i.e., $m = 0.8$ per unit); the positive-sequence impedance of the overhead transmission line Z_{1L} is 3.98 Ω secondary (from the rectangular form of Z_{1L} in *Table 6.2*). The composite angle error θ_ε must be defined with consideration of actual values for the applied PT and CT. Considering a composite angular error equal to 2°, for this specific application, the secure resistive reach setting according to *Equation 6.17* is:

$$\begin{aligned} RG1 &= \frac{\sin(2° + 87.6°)}{\sin(2°)} \bullet (1 - 0.8) \bullet 2.51 \\ &= 14.41\ \Omega \text{ secondary} \end{aligned}$$

Equation 6.18

If the SPT scheme is applied, you may need to reduce the resistive reach to coordinate with the load, especially in the case of long lines, because the quadrilateral distance element may overreach when there is an open-pole condition on adjacent/parallel lines. For the protected line, the quadrilateral distance elements is blocked during an SPO condition on the line unless the element is self-polarized (ESPQUAD = Y), which is why the mhos are enabled in parallel with quadrilateral elements.

In this application example, consider that the max load gives a limit of 14.41 Ω for the resistive reach.

RG1 := **14.41**. Zone 1 Resistance (0.05–50 Ω secondary)

Zone 2 Reactance

Zone 2 quadrilateral ground-distance reach must meet the same requirement as that for Zone 2 mho phase-distance protection; the reach setting is 120 percent of the line.

$$XG2 = 1.2 \bullet Z_{1L} = 1.2 \bullet 2.51 = 3.01\ \Omega$$

XG2 := **3.01**. Zone 2 Reactance (OFF, 0.05–64 Ω secondary)

Zone 2 Resistance

Set Zone 2 quadrilateral resistive reach as follows:

$$RG2 = RG1 = 14.41$$

Equation 6.19

Zero-Sequence Compensation Factor

Select AUTO for the Zero-Sequence Compensation Factor Magnitude.

You will have the following at both terminals:

k0M1 := AUTO Zone 1 ZSC Factor Magnitude (AUTO, 0.000–10)

The relay displays the following values for k0M1 and k0A1:

k0M1 := 0.951 Zone 1 ZSC Factor Magnitude (AUTO, 0.000–10)

k0A1 := -15.51 Zone 1 ZSC Factor Angle (–179.99–180°)

Distance Element Common Time Delay

Zone 1 is set to trip with no intentional time delay. Zone 2 will trip after 20 cycles, thereby allowing remote protections to clear faults beyond the remote terminal.

Z1D := **0** Zone 1 Time Delay (OFF, 0.000–16000 cycles)

Z2D := **20** Zone 1 Time Delay (OFF, 0.000–16000 cycles)

Out-of-Step Tripping/Blocking

Out-of-step blocking is necessary to ensure that the distance elements do not misoperate during a power swing.

You will have the following at both terminals:

OOSB1 := **Y** Block Zone 1 (Y, N)

OOSB2 := **N** Block Zone 2 (Y, N)

OOSB3 := **N** Block Zone 3 (Y, N)

OSBLTCH := **Y** Latch Out-of-Step Blocking (Y, N)

EOOST := **N** Out-of-Step Tripping (N, I, O)

50ABCP := **1.00** Positive-Sequence Current Supervision (1.00–100 A secondary)

50QUBP := **OFF** Negative-Sequence Current Supervision (OFF, 0.50–100 A secondary)

UBD := **0.500** Negative-Sequence Current Unblock Delay (0.500–120 cycles)

UBOSBF := **4** Out-of-Step Angle Unblock Rate (1–10)

Negative Sequence Instantaneous/Definite-Time Overcurrent:

50Q1P := **1.0** . Level Pickup (OFF, 0.25–0100 A sec.)

67Q1D := **0.5** Level 1 Time Delay (0.000–16000 cycles)

67Q1TC := **1** Level 1 Torque Control (SELOGIC control equation)

You will have the following at Relay S:

OSBD := **3.1** Out-of-Step Block Time Delay (0.500–8000 cycles)

X1T7 := **10.20** Zone 7 Reactance-Top (0.05–140 Ω secondary)

X1T6 := **2.41** Zone 6 Reactance-Top (0.05–140 Ω secondary)

R1R7 := **8.98** Zone 7 Resistance-Right (0.05–140 Ω secondary)

R1R6 := **1.21** Zone 6 Resistance-Right (0.05–140 Ω secondary)

You will have the following at Relay R:

OSBD := **3.3** Out-of-Step Block Time Delay (0.500–8000 cycles)

X1T7 := **12.73** Zone 7 Reactance-Top (0.05–140 Ω secondary)

X1T6 := **3.01** Zone 6 Reactance-Top (0.05–140 Ω secondary)

R1R7 := **11.23** Zone 7 Resistance-Right (0.05–140 Ω secondary)

R1R6 := **1.51** Zone 6 Resistance-Right (0.05–140 Ω secondary)

Load Encroachment

The minimum load impedance is as follows:

$$ZL_{Min} = \frac{V_{LN}}{IL_{Max}} \bullet \frac{CTRS}{PTR} = \frac{500\ kV}{\sqrt{3} \bullet\ 1500\ A} \bullet \frac{320}{4500} = 13.69\ \Omega$$

Equation 6.20

This impedance is much larger than the Zone 2 characteristic, so load encroachment is not necessary.

You will have the following at both terminals:

ELOAD := **N** Load Encroachment (Y, N)

Switch-Onto-Fault Scheme

Because the PTs are located on the line-side of the disconnect, the SOTF function is necessary for the case in which the current differential element and the distance element are unavailable. Apply typical settings for this function.

You will have the following at both terminals:

ESPSTF := **Y** Single-Pole Switch-Onto-Fault (Y, N)

EVRST := **Y** Switch-Onto-Fault Voltage Reset (Y, N)

VRSTPU := **0.8** Switch-Onto-Fault Reset Voltage (0.60–1.00 pu)

52AEND := **10** 52A Pole-Open Time Delay (OFF, 0.000–16000 cycles)

CLOEND := **OFF** CLSMON or 1 Pole-Open Delay (OFF, 0.000–16000 cycles)

SOTFD := **10** Switch-Onto-Fault Enable Duration (0.500–16000 cycles)

CLSMON := **NA** Close Signal Monitor (SELOGIC control equation)

The Zone 2 distance element or the instantaneous overcurrent element will initiate an SOTF trip. Set overcurrent pickup values at 50 percent of the fault current for a close-in internal fault.

You will have the following at Relay S:

Pickup: 1/2 • (V_{LN} / [Z1S • CTRS])

= 1/2 • 288.67 kV / [50 Ω • 320])

= 9.02 A

50P1P := **9.02** Level 1 Pickup (OFF, 0.25–100 A, sec)

You will have the following at Relay R:

Pickup: 1/2 • (V_{LN} / [Z1R • CTRR])

= 1/2 • 288.67 kV / [20 Ω • 400])

= 18.04 A

50P1P := **18.04** Level 1 Pickup (OFF, 0.25–100 A, sec)

Pole-Open Detection

Configure open-pole detection to use the breaker position, because this detection is wired to the relay. Set the undervoltage open-pole threshold at 60 percent of the nominal line-neutral voltage. Set the dropout delays to allow voltage transients to disappear following a reclose.

You will have the following at both terminals:

EPO := **52** Pole-Open Detection (52, V)

SPOD := **0.500** Single-Pole Open Dropout Delay (0.000–60 cycles)

3POD := **0.500** Three-Pole Open Dropout Delay (0.000–60 cycles)

Trip Logic

Set TR to current differential, Zone 1 instantaneous distance protection and Zone 2 time-delayed distance protection, and SOTF.

TR := **87OP OR Z1T OR Z2T** (SELOGIC control equation)

Set instantaneous overcurrent element 50P1 and Zone 2 distance protection in the TRSOTF SELOGIC control equation.

TRSOTF := **M2P OR Z2G OR 50P1** Switch-Onto-Fault Trip (SELOGIC control equation)

Use the default setting to assert ULTR when you push the front-panel target reset.

ULTR := **TRGTR** Unlatch Trip (SELOGIC control equation)

This application uses an external reclosing relay, so set TOPD to the single-pole open dead time (30 cycles) and the reset time (three seconds) for the recloser plus a 5-cycle safety margin.

TOPD := **215.00** Trip During Open Pole Time Delay (2.000–8000 cycles)

Select the third option for TULO, because breaker auxiliary contacts are available.

TULO := **3** Trip Unlatch Option (1, 2, 3, 4)

This is a two terminal application, so selection of 87DTT does not provide additional availability. Set E87DTT to 0.

E87DTT := **0** Disable 87 Direct Transfer Trip (SELOGIC control equation)

Manual breaker tripping is not necessary for this application.

BK1MTR := **NA** Breaker 1 Manual Trip -BK1 (SELOGIC control equation)

BK2MTR := **NA** Breaker 2 Manual Trip -BK2 (SELOGIC control equation)

ULMTR1 := **NA** Unlatch Manual Trip -BK1 (SELOGIC control equation)

ULMTR2 := **NA** Unlatch Manual Trip -BK2 (SELOGIC control equation)

Single-Pole Trip Options

Program the SEL-411L to single-pole trip for Zone 2 ground-distance operations.

Z2GTSP := **Y** Zone 2 Ground-Distance Time Delay SPT (Y, N)

This application does not use communications-assisted tripping, so do not allow single-pole tripping from overcurrent elements.

67QGSP := **N** Zone 2 Dir. Negative-Sequence/Residual Ground Overcurrent SPT

Apply the typical setting of 9 cycles for the minimum trip duration timers.

TDUR1D := **9.000** . SPT Min Trip Duration Time Delay (2.000–8000 cycles)

TDUR3D := **9.000** 3PT Min Trip Duration Time Delay (2.000–8000 cycles)

Enable Single-Pole Tripping

Configure PLT01 and PB1 to allow front-panel control of single-pole tripping

PLT01S := PB1_PUL AND NOT PLT01 # SINGLE POLE TRIPPING ENABLED

PLT01R := PB1_PUL AND PLT01

Trip three-pole when single-pole tripping is not enabled or for a trip during open pole (TOP).

E3PT := **NOT PLT01 OR TOP** Three-Pole Trip Enable (SELOGIC control equation)

E3PT1 := **NOT PLT01** Breaker 1 3PT (SELOGIC control equation)

E3PT2 := **NOT PLT01** Breaker 2 3PT (SELOGIC control equation)

Control Outputs

Use SELOGIC control equations to assign the control outputs for tripping. Use the 200 Board control outputs for tripping. The first three control outputs trip Circuit Breaker BK1A, and the next three trip Circuit Breaker BK1B.

OUT201 := **TPA1 AND NOT PLT04**

OUT202 := **TPB1 AND NOT PLT04**

OUT203 := **TPC1 AND NOT PLT04**

OUT204 := **TPA2 AND NOT PLT04**

OUT205 := **TPB2 AND NOT PLT04**

OUT206 := **TPC2 AND NOT PLT04**

OUT207 := **87TOUT**

OUT215 := **NOT (SALARM OR HALARM) OR PLT04**

Three-Terminal 345 kV Line Differential Example

Figure 6.5 shows a three-ended overhead 345 kV line with SEL-411L protection at each terminal.




Figure 6.5 345 kV Overhead Tapped Line With In-Line Transformer

In this example,

- Relays T and S are configured as outstations, and Relay R is configured as a master
- An in-line transformer is connected at Terminal T
- Charging current compensation is enabled and measured at Terminals S and R
- Backup distance protection is implemented in a separate relay

Power System Data

Table 6.3 lists the power system data for this application example. Use this example as a guide, and substitute the values and parameters that correspond to your system when you set the relay.

Table 6.3 System Data—345 kV Overhead Transmission Line (Sheet 1 of 2)

Parameter	Value
Nominal system line-to-line voltage	345 kV
Nominal frequency	60 Hz
Line length	
L1	200 miles
L2	20 miles
L3	10 miles

Table 6.3 System Data—345 kV Overhead Transmission Line (Sheet 2 of 2)

Parameter	Value
Line impedance	
$Z_{1L1} = Z_{1L2} = Z_{1L3}$	0.55 Ω / mile ∠ 86.15° primary
$Z_{0L1} = Z_{0L2} = Z_{0L3}$	2.07 Ω / mile ∠ 73.29° primary
$B_{1L1} = B_{1L2} = B_{1L3}$	7.79 µS / mile primary
$B_{0L1} = B_{0L2} = B_{0L3}$	4.80 µS / mile primary
Transformer	
MVA	225
Leakage Reactance	8%
Connection	YDAB
Ratio	345/69 kV
Source S Impedance	
$Z_{1S} = Z_{0S}$	24 Ω ∠ 87° primary
Source R Impedance	
$Z_{1R} = Z_{0R}$	18 Ω ∠ 87° primary
Source T Impedance	
$Z_{1T} = Z_{0T}$	20 Ω ∠ 87° primary
Maximum line current	1000 A ∠ 10°
PTR (Potential transformer ratio)	345 kV: 115 V = 3000
At terminals S and R	
Current transformer ratio	S = 1000:5 = 200, R = 800:5 = 160
CT class (both)	C800
Burden (both)	1.5 Ω
At terminal T	
Current transformer ratio	2000:1 = 2000 (Phase) 100:1= 100 (Neutral)
CT class	C400
Burden	2.5 Ω
Phase rotation	ABC

Use the data from *Table 6.3* to calculate the secondary impedances listed in *Table 6.4*.

Table 6.4 Secondary Impedances

Parameter	Value
Line Susceptance (Terminal S = Terminal R)	
B_{1L} (L1 + L2 + L3)	26.9 mS
B_{0L} (L1 + L2 + L3)	16.5 mS

Application Summary

This application is for a single circuit breaker with three-pole tripping and the following protection functions:

- Line current differential protection with line-charging current compensation
- Master/outstation operation
- Overcurrent backup protection

Relay settings that this example does not mention do not apply to this application example.

Global Settings

Choose appropriate names for the Station and Relay ID.

You will have the following at Relay S:

SID := **Station S** Station Identifier (40 characters)

RID := **Relay S** Relay Identifier (40 characters)

You will have the following at Relay R:

SID := **Station R** Station Identifier (40 characters)

RID := **Relay R** Relay Identifier (40 characters)

You will have the following at Relay T:

SID := **Station T** Station Identifier (40 characters)

RID := **Relay T** Relay Identifier (40 characters)

Configure the SEL-411L for one circuit breaker.

You will have the following at all relays:

NUMBK := **1** Number of Breakers in Scheme (1, 2)

Choose appropriate names for the circuit breakers.

BID1 := **Circuit Breaker** Breaker 1 Identifier (40 characters)

Select the nominal frequency and phase rotation.

NFREQ := **60** . Nominal System Frequency (50, 60 Hz)

PHROT := **ABC** System Phase Rotation (ABC, ACB)

Breaker Monitor

Set the relay to indicate that both circuit breakers are three-pole trip type.

You will have the following at all relays:

BK1TYP := **3** Breaker 1 Trip Type (Single-Pole = 1, Three-Pole = 3)

The SEL-411L uses normally open auxiliary contacts from the circuit breakers to determine whether each pole is open or closed.

52AA1 := **IN201** A-Phase N/O Contact Input-BK1 (SELOGIC control equation)

Group Settings

Line Configuration

In this application, the CTs have the ratio listed in *Table 6.3*.

You will have the following at Relay S:

CTRW := **200** Current Transformer Ratio—Input W (1–50000)

You will have the following at Relay R:

CTRW := **160** Current Transformer Ratio—Input W (1–50000)

You will have the following at Relay T:

CTRW := **2000** Current Transformer Ratio—Input W (1–50000)

CTRX := **100** Current Transformer Ratio—Input X (1–50000)

Enter the PT ratio and nominal secondary voltage according to *Table 6.3*.

You will have the following at relays S and R:

PTRY := **3000** Potential Transformer Ratio—Input Y (1.0–10000)

VNOMY := **115 PT** Nominal Voltage (L-L)—Input Y (60–300 V, sec)

Relay Configuration

Configure the 87L element for three-terminal operation.

You will have the following at all relays:

E87L := **Y** Enable 87L Function (Y, N)

The steady-state charging current is as follows:

$$I_{CH} = \left(\frac{345\ \text{kV}}{\sqrt{3}} \bullet (200 + 20 + 10) \bullet (0.00779)\right)\frac{\text{mS}}{\text{mi}} = 356.88\ \text{A primary}$$

Equation 6.21

The tap setting at Terminal R (see the following in-line transformer settings) is as follows:

$$\text{Tap} = \frac{225 \bullet 1000}{\sqrt{3} \bullet 345 \bullet 200} = 1.88\ \text{A}$$

Equation 6.22

As a result, the charging current in per unit at Terminals S and R is as follows:

$$I_{CH} = \frac{356.88\ \text{A}}{(1000/5) \bullet 1.88\ \text{A}} = 0.95\ \text{per unit}$$

Equation 6.23

Enable line-charging current and in-line transformer compensation for this application. There is no voltage source at Terminal T. Therefore, line-charging current compensation is enabled only at Terminals S and R.

In addition, enable one phase instantaneous and one inverse time overcurrent element at each terminal. These elements will provide backup protection. At Terminal T, a ground instantaneous element is also necessary to provide sensitive ground fault protection for the 69 kV delta winding of the transformer.

You will have the following at relays S and R:

E87LCC := **Y** Enable Line Charging Current Compensation (Y, N)

You will have the following at Relay T:

E87LCC := **N** Enable Line Charging Current Compensation (Y, N)

You will have the following at all relays:

E87XFMR := **Y** Enable In Line Transformer Protection (Y, N)

E50P := **1** Phase Inst./Def.-Time O/C Elements (N, 1–4)

E51S:= **1** Selectable Inverse Time O/C Element (N, 1–3)

E32:= **AUTO2** Directional Control (Y, AUTO, AUTO2)

EBFL1 := **1** Breaker 1 Failure Logic (N, 1, 2, Y1, Y2)

EBFL2 := **1** Breaker 2 Failure Logic (N, 1, 2, Y1, Y2)

E25BK1 := **Y** Synchronism Check for Breaker 1 (Y, N, Y1, Y2)

E25BK2 := **Y** Synchronism Check for Breaker 2 (Y, N, Y1, Y2)

E79 := **Y** Reclosing (Y, Y1, N)

EMANCL := **Y** Manual Closing (Y, N)

ELOP := **Y1** Loss-of-Potential (Y, Y1, N)

You will have the following at Relay T:

E50G := **1** Res. Ground Inst./Def.-Time O/C Elements (N, 1–4)

87 Current Differential Protection

You will have the following at all relays:

87CTWL := **1** Terminal W included in 87L Element (SELOGIC control equation)

87CTPWL := **P** CT Polarity of Terminal W (P = Pos., N = Neg.)

Set the unrestrained pickup greater than the largest inrush you could expect during transformer energization.

87LPU := **8** Unrest. Diff. Element Pickup (OFF, 3.0–15 pu)

CT Performance for External Faults

The steps for determination of CT performance are as follows:

- Calculate the current (IF) that each CT sees for an external fault.
- Calculate the system X/R ratio.
- Use *Equation 6.10* to determine if CT saturation is possible.
- In a case where saturation is possible and the CTs comprising the zone have different characteristics, ratios, or burdens, use the simulation tools to evaluate CT performance.

Two-Terminal 500 kV Line Differential Example on page 6.1 provides details of these calculations. For this example, an external three-phase fault at Terminal T yields 9.3 A secondary.

The corresponding X/R ratio for this fault is 43. In applying *Equation 6.10*, we obtain the following:

$$\frac{400\ \text{V}}{9.3\ \text{A} \bullet\ (43 + 1)} = 0.98$$

Equation 6.24

CT saturation can therefore occur. Application of the saturation tools show that the differential is secure for this fault when we apply typical settings (see *Figure 6.6*).




Figure 6.6 CT Saturation Plot

Apply the typical values for this application.

The following settings apply to Relay R because it is a master and runs the differential element.

You will have the following at Relay R:

87LPP := **1.2** Pickup 87LP Element (OFF, 0.1–2 pu)

87LPR := **6** Radius 87LP Element (1.2–8)

87LPA := **195** Block Angle 87LP Element (90–270°)

87LQP := **0.25** Pickup 87LQ Element, Sec. Mode (0.1–2 pu)

87LQR := **6** Radius 87LQ Element, Sec. Mode (1.2–8)

87LQA := **195** Block Angle 87LQ Element, Sec. Mode (90–270°)

87LGP := **0.25** Pickup 87LG Element (OFF, 0.1–2 pu)

87LGR := **6** Radius 87LG Element (1.2–8)

87LGA := **195** Block Angle 87LG Element (90–270°)

The relay will automatically switch to secure settings if it cannot apply charging current compensation. Increase the pickup setting of the phase differential element to ensure that it will not operate for charging current.

87LPPS := **1.44** Pickup 87LP Element, Sec. Mode (0.1–2 pu)

87LPRS := **7.2** Radius 87LP Element, Sec. Mode (1.2–8)

87LPAS := **234** Block Angle 87LP Element, Sec. Mode (90–270°)

87LQPS := **0.3** Pickup 87LQ Element (OFF, 0.1–2 pu)

87LQRS := **7.2** Radius 87LQ Element (1.2–8)

87LQAS := **234** Block Angle 87LQ Element (90–270°)

87LGPS := **0.3** Pickup 87LG Element, Sec. Mode (0.1–2 pu)

87LGRS := **7.2** Radius 87LG Element, Sec. Mode (1.2–8)

87LGAS := **234** Block Angle 87LG Element, Sec. Mode (90–270°)

Stub bus protection is not necessary for this application.

ESTUB := **0** Enable Stub Bus Protection (SELOGIC control equation)

87 In-Line Transformer

You will have the following at all relays:

87MVA := **200** Transformer Max Power Capacity (1–5000 MVA)

The transformer connection is YDAB. The LV voltage leads the HV voltage by 30 degrees (ABC phase rotation).

You will have the following at relays S and R:

87CTCWL := **1** Terminal W CT Conn Comp. (0–12)

You will have the following at Relay T:

87CTCWL := **0** Terminal W CT Conn Comp. (0–12)

You will have the following at relays S and R:

87VTWL := **345.00** Terminal W Line-to-Line Voltage (1.00–1000 kV)

You will have the following at Relay T:

87VTWL := **69.00** Terminal W Line-to-Line Voltage (1.00–1000 kV)

The transformer full load current is 377 A at the 345 kV terminal and 1883 A at the 69 kV terminal.

You will have the following at relays S, R, and T:

XFMRM = MIN(377/1000, 1883/2000) = 0.38

87XFMRM := **0.38** Lowest ratio of XFMR full load/CT primary current (0.35–3.50)

The relay will generate the following tap values:

You will have the following at Relay S:

$$\text{Tap} = \frac{225 \bullet 1000}{\sqrt{3} \bullet 345 \bullet 200} = 1.88$$

Equation 6.25

87TTAPW := **1.88** Tap Value for Terminal W (1.75–17.5)

You will have the following at Relay R:

$$\text{Tap} = \frac{225 \bullet 1000}{\sqrt{3} \bullet 345 \bullet 160} = 2.35$$

Equation 6.26

87TTAPW := **2.35** Tap Value for Terminal W (1.75–17.5)

You will have the following at Relay T:

$$\text{Tap} = \frac{225 \bullet 1000}{\sqrt{3} \bullet 69 \bullet 2000} = 0.94$$

Equation 6.27

87TTAPW := **0.94** Tap Value for Terminal W (0.35–3.5)

The following settings apply at Terminal R because it is a master and runs the differential element.

You will have the following at Relay R:

E87HR := **N** Enable Harmonic Restraint Diff. Element (Y, N)

E87HB := **Y** Enable Harmonic Blocking Diff. Element (Y, N)

87PCT2 := **15** Second-Harmonic Percentage (OFF, 5–100%)

87PCT4 := **15** Fourth-Harmonic Percentage (OFF, 5–100%)

87PCT5 := **35** Fifth-Harmonic Percentage (OFF, 5–100%)

87 Line Charging Current Compensation

Line-charging current compensation occurs at terminals S and R only.

Choose L for line-side.

87CCLPT := **L** Location of PT Used for Charging Current Comp. (B, L)

87CCN := **2** No. of Line Term. Using Current Comp. (1, 2)

You will have the following at Relays S and R:

87CCB0 := **26.90** Zero.-Seq. Line Susceptance (0.00–100 mS, sec)

87CCB1 := **16.56** Pos.-Seq. Line Susceptance (0.00–250 mS, sec)

Instantaneous/Definite-Time Overcurrent Elements

Figure 6.7 shows the various overcurrent elements used in this example.




Figure 6.7 Various Overcurrent Elements Used in this Example

Set the overcurrent elements to pick up for appropriate values. Perform a study if necessary to ensure coordination with downstream protections.

Set the pickup values at 50 percent of the fault current for a close-in internal fault.

You will have the following at Relay S:

Pickup: $1/2 \bullet (V_{LN} / [\,|Z_{1S}| \bullet CTRS])$

$= 1/2 \bullet (199.19\ kV / [24\ \Omega \bullet 200])$

$= 20.75\ A$

50P1P := **20.75** Level 1 Pickup (OFF, 0.25–100 A, sec)

You will have the following at Relay R:

Pickup: $1/2 \bullet (V_{LN} / [\,|Z_{1R}| \bullet CTRR])$

$= 1/2 \bullet (199.19\ kV / [18\ \Omega \bullet 160])$

$= 34.58\ A$

50P1P := **34.58** Level 1 Pickup (OFF, 0.25–100 A, sec)

You will have the following at Relay T:

Pickup: 1/2 • 1/N • (V_{LN} / [Z_{1T} • CTRT])

= 1/2 • (69 / 345) • (199.19 kV / [20 Ω • 2000])

= 0.50 A

50P1P := **0.50** Level 1 Pickup (OFF, 0.25–100 A, sec)

You will have the following at all relays:

67P1D := **0.000** Level 1 Time Delay (0.000–16000 cycles)

Fault levels resulting from close-in external faults are less than the pickup values we have chosen, so these elements do not need to be directional.

67P1TC := **1** Level 1 Torque Control (SELOGIC control equation)

Enable a 50G element at Terminal T to provide sensitive ground fault protection for the delta winding. This element does not need to coordinate with other protection, and it does not need to be directional; polarizing the element is impossible at this terminal in any case. Delay the element by 30 cycles to avoid operation for CT saturation during heavy phase faults.

You will have the following at Relay T:

50G1P := **1** Level 1 Pickup (OFF, 0.25–100 A, sec)

67G1D := **30** Level 1 Time Delay (0.000–16000 cycles)

67G1TC := **1** Level 1 Torque Control (SELOGIC control equation)

Selectable Operating Quantity Time-Overcurrent Element

Use inverse-time overcurrent protection to provide backup protection for high-resistance ground faults. Select zero-sequence line current as the operating quantity. Set the pickup to 20 percent of the value for a bolted single phase-to ground fault at the remote terminal. The relays at terminals S and R respond to the zero-sequence current on the line. At Terminal T, the relay measures the transformer neutral current through input IAX.

You will have the following at relays S and R:

51001 := **LIGFIM** Op. Qty (LI[ϕ]FIM, [*nn*]I[ϕ]FIM, LI1FIM, L3I2FIM, LIGFIM, [*nn*]IGFIM, LIMAXM)

where *nn* = B1, B2, and ϕ = A, B, C.

You will have the following at Relay T:

51001 := **B2IAFIM** Op. Qty (LI[ϕ]FIM, [*nn*]I[ϕ]FIM, LI1FIM, L3I2FIM, LIGFIM, [*nn*]IGFIM, LIMAXM)

You will have the following at Relay S:

51P01 := **0.8** O/C Pickup (0.25–16 A, sec)

You will have the following at Relay R:

51P01 := **1.0** O/C Pickup (0.25–16 A, sec)

You will have the following at Relay T:

51P01 := **1.4** O/C Pickup (0.25–16 A, sec)

You will have the following at all relays:

51C01 := **U3** . Inv-Time O/C Curve (U1–U5, C1–C5)

51TD01 := **1.9** . Inv-Time O/C Time Dial (0.50–15)

51RS01 := **Y** Inv-Time O/C EM Reset (Y, N)

You will have the following at relays S and R:

51TC01 := **32GF** Torque Control (SELOGIC control equation)

ORDER := **QV** Ground Dir. Element Priority (combine Q, V, I)

E32IV := **1** Zero-Seq. Voltage and Current Enable (SELOGIC control equation)

You will have the following at Relay T:

51TC01:= **1** Torque Control (SELOGIC control equation)

Trip Logic

Set TR to Current Differential, Zone 1 instantaneous distance protection and Zone 2 time-delayed distance protection, and SOTF.

You will have the following at relays S and R:

TR := **87OP OR 50P1 OR 51T01** (SELOGIC control equation)

You will have the following at Relay T:

TR := **87OP OR 50P1 OR 50G1 OR 51T01** (SELOGIC control equation)

Use the default setting to assert ULTR when you push the front-panel target reset.

ULTR := **TRGTR Unlatch Trip** (SELOGIC control equation)

Select the third option for TULO, because breaker auxiliary contacts are available.

TULO := **3** Trip Unlatch Option (1, 2, 3, 4)

Set E87DTT to 1 to allow the relay at Terminal R (master) to receive trip commands from terminals S and T.

You will have the following at Relay R:

E87DTT := **1** Enable 87 Direct Transfer Trip receive (SELOGIC control equation)

You will have the following at relays S and T:

E87DTT := **1** Enable 87 Direct Transfer Trip receive (SELOGIC control equation)

Set manual breaker tripping to latch for an open command or operation of Pushbutton 8 and to unlatch when the breaker auxiliary contact indicates that the breaker is open.

BK1MTR := **OC1 OR PB8_PUL** Breaker 1 Manual Trip—BK1 (SELOGIC control equation)

ULMTR1 := **NOT (52AA1 AND 52AB1 AND 52AC1)** Unlatch Manual Trip—BK1 (SELOGIC control equation)

Control Outputs

Use SELOGIC control equations to assign control outputs for tripping. Use the 200 board control outputs for tripping.

OUT201 := (3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP

OUT202 := (3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP

OUT203 := BK1CL AND NOT PLT04 #BREAKER CLOSE COMMAND

OUT207 := PLT04 #RELAY TEST MODE

OUT215 := NOT (SALARM OR HALARM)

Port 87 Settings

This application uses a serial channel over SONET network between the relays at terminals S and R. It uses a direct fiber connection between the relays at terminals R and T.

You will have the following at relays S and T:

E87CH := **3SS** Enable 87L Channel (N, 2SS, 2SD, 3SS, 3SM, 2E, 3E, 4E)

You will have the following at Relay R:

E87CH := **3SM** Enable 87L Channel (N, 2SS, 2SD, 3SS, 3SM, 2E, 3E, 4E)

For added security, choose unique addresses for all relays.

You will have the following at Relay S:

87TADR := **1** Relay Transmit Address (1–255)

87R1ADR := **2** Channel 1 Receive Address (1–255)

You will have the following at Relay R:

87TADR := **2** Relay Transmit Address (1–255)

87R1ADR := **1** Channel 1 Receive Address (1–255)

87R2ADR := **3** Channel 2 Receive Address (1–255)

You will have the following at Relay T:

87TADR := **3** Relay Transmit Address (1–255)

87R1ADR := **2** Channel 1 Receive Address (1–255)

The S-R channel uses an 850 nm C37.94 interface. Choose Channel Timing Source settings to match your particular downstream communications hardware.

NOTE: The Channel Timing Source setting, 87TIMC, should always be set to **E** when the relay is connected to a multiplexer. Only set one relay to **I** and the other to **E** when they are connected in a back-to-back configuration.

You will have the following at relays S and R:

87TIMC1 := **E** Channel 1 Timing Source (I = Internal, E = External)

The S-R channel routes over a SONET network. On such networks, channel asymmetry can be an issue. If the channel asymmetry is observed as 2.5 ms or more, consider setting the relays to time-based data synchronization. Time-based data synchronization is tolerant of asymmetry, so you could choose T for this channel. Choose C for the direct fiber channel between R and T.

NOTE: Using time-based data synchronization requires a IEEE C37.118-compliant clock. It is preferred to have a clock with an improved oscillator to improve its holdover state.

You will have the following at Relay S:

87CH1SN := **T** Data Sync Ch 1 (C-Channel based, T-Time based)

You will have the following at Relay R:

87CH1SN := **T** Data Sync Ch 1 (C-Channel based, T-Time based)

87CH2SN := **C** Data Sync Ch 2 (C-Channel based, T-Time based)

You will have the following at Relay T:

87CH1SN := **C** Data Sync Ch 1 (C-Channel based, T-Time based)

In this application, the S-R channel uses time-based data synchronization. In addition, there is no channel redundancy provided in a master-slave configuration. As a result, any loss of the S-R channel will cause a loss of the line differential function. If you choose Time Fallback Mode 4, the relay continues to use the

channel (using channel-based synchronization) in the case of a lost time source. The 87L settings switched into the high security mode, and the relay continues to use the channel. This state continues unless the relay detects either the channel switching via the step change in the round-trip channel delay or a temporary loss of channel. Subsequently, the relay switches to the second channel if such a switch is possible.

87TFB := **4** Time Fall Back Mode (1–4)

If you prefer more security, you can select Time Fallback Mode 1. This selection will decrease scheme availability upon the loss of time inputs to the relays.

87 Channel Monitoring

Choose channel monitoring settings based on the expected characteristics of the particular channel. For instance, assume that the **COM 87L** command during commissioning of this application reports the following values.

You will have the following at Relay R:

```
Channel round trip delay
Delay [ms]   Ch. 1 [%]  Ch. 2 [%]
0-2           0.5       98.2
2-4           1.1        1.5
4-6          95.1        0.3
6-8           2.3        0.0
8-10          1.0        0.0
10-12         0.0        0.0
12-15         0.0        0.0
15-20         0.0        0.0
20-30         0.0        0.0
30+           0.0        0.0

Channel asymmetry
Asymm [ms]    Ch. 1 [%]  Ch. 2 [%]
0.00-0.25     98.2       99.5
0.25-0.50      1.5        0.4
0.50-0.75      0.3        0.1
0.75-1.00      0.0        0.0
1.00-1.50      0.0        0.0
1.50-2.00      0.0        0.0
2.00-3.00      0.0        0.0
3.00-4.00      0.0        0.0
4.00-5.00      0.0        0.0
5.00+          0.0        0.0
```

Round-trip delays are in the range of 5 ms for Channel 1 and 1 ms for Channel 2. Set the Max Round trip Delay for these channels to 8 ms and 4 ms, respectively. Channel asymmetry is low, and you can attribute a step change in channel delay to channel switching. Set the maximum step change delay to a low value (3 ms) to detect this event. The 87L characteristic settings can accommodate asymmetry of at least 1 ms, which equates to 21.6° at 60 Hz or 18° at 50 Hz. Set the maximum allowable asymmetry to 4 ms for Channel 1 and to 1 ms for Channel 2.

You will have the following at Relay S:

87CH1MT := **8** Max. Round Trip Delay for Ch 1 (OFF, 1.0–50 ms)

87CH1MD := **3** Max. Step Change in Ch 1 Delay (OFF, 3.0–50 ms)

87CH1MA := **4** Max. Allowable Asym. for Ch 1 (OFF, 0.2–10 ms)

You will have the following at Relay R:

87CH1MT := **8** Max. Round Trip Delay for Ch 1 (OFF, 1.0–50 ms)

87CH1MD := **3** Max. Step Change in Ch 1 Delay (OFF, 3.0–50 ms)

87CH1MA := **4** Max. Allowable Asym. for Ch 1 (OFF, 0.2–10 ms)

87CH2MT := **4** Max. Round Trip Delay for Ch 2 (OFF, 1.0–50 ms)

87CH2MD := **3** Max. Step Change in Ch 2 Delay (OFF, 3.0–50 ms)

87CH2MA := **1** Max. Allowable Asym. for Ch 2 (OFF, 0.2–10 ms)

You will have the following at Relay T:

87CH1MT := **4** Max. Round Trip Delay for Ch 2 (OFF, 1.0–50 ms)

87CH1MD := **3** Max. Step Change in Ch 2 Delay (OFF, 3.0–50 ms)

87CH1MA := **1** Max. Allowable Asym. for Ch 2 (OFF, 0.2–10 ms)

Configure the 87L recorder to trigger for a channel alarm or a differential operation.

87CHTRG := **87LSP OR 87OP** 87L Recording Trigger (SELOGIC control equation)

Many records will not be of interest, so disable write protect.

87CHWP := **N** Enable Write Protect 87L Recording Files (Y, N)

The data rate is 64 kb/s. A healthy channel should have a bit error rate of less than 10^{-4}, or 1 in 10000 bits. Then $\frac{64 \bullet 1024 \bullet 40}{10000} \cong$ 262 lost packets every 40 seconds at a BER of 10^{-4}, assuming uniform distribution of errors. Set the lost packet alarm threshold at this value.

87CH1PC := **262** Ch 1 Lost Packet Alarm Thres. (OFF, 1–2500)

87CH2PC := **262** Ch 2 Lost Packet Alarm Thres. (OFF, 1–2500)

Example Completed

This completes the application example describing configuration of the SEL-411L for current differential protection with overcurrent backup of a 345 kV three-terminal transmission line with an in-line transformer. You can use this example as a guide when setting the relay for similar applications. Analyze your particular power system so that you can properly determine your corresponding settings.

This page intentionally left blank

SECTION 7

Metering, Monitoring, and Reporting

The relay provides extensive capabilities for monitoring substation components, metering important power system parameters, and reporting on power system performance. The relay provides the following useful features:

- *Metering on page 7.1*
- *Circuit Breaker Monitor on page 7.9*
- *Station DC Battery System Monitor on page 7.10*
- *87L Communications Monitor on page 7.10*
- *Reporting on page 7.23*

See *Section 7: Metering, Section 8: Monitoring,* or *Section 9: Reporting in the SEL-400 Series Relays Instruction Manual* for general information. This section contains details specific to the SEL-411L relay.

Metering

The relay provides six metering modes for measuring power system operations.

- *Instantaneous Metering on page 7.2*
- *Maximum/Minimum Metering on page 7.5*
- *Demand Metering on page 7.6*
- *Energy Metering on page 7.6*
- *Time-Synchronized Metering on page 7.7*
- *Differential Metering on page 7.7*

Monitor present power system operating conditions with instantaneous metering. Maximum/Minimum metering displays the largest and smallest system deviations since the last reset. Demand metering includes either thermal or rolling analyses of the power system and peak demand metering. Energy metering displays the megawatt-hours imported, megawatt-hours exported, and total megawatt-hours. Time-synchronized metering displays the line voltage and current synchrophasors. Differential metering displays differential metering quantities.

The relay processes three sets of current quantities: LINE, BK1, and BK2 (when configured for two circuit breakers). In one configuration using two circuit breakers, Terminal W is usually connected as BK1, and Terminal X is generally connected as BK2. The line voltage from Terminal Y (VϕY) (ϕ = A, B, C) provides the voltage quantities for LINE. See *Current and Voltage Source Selection on page 5.144* for more information on configuring the relay inputs.

Use the **MET** command to access the metering functions. Issuing the **MET** command with no options returns the fundamental frequency measurement quantities listed in *Table 7.2*. The **MET** command followed by a number, **MET *k***, specifies the number of times the command will repeat (*k* can range from 1–32767). This is useful for troubleshooting or investigating uncharacteristic power system conditions. With other command options, you can view currents from either circuit

breaker. For example, you can monitor the fundamental currents on Circuit Breaker 1 or Circuit Breaker 2 by entering **MET BK1** or **MET BK2**, respectively. Additionally, the **MET PM** command provides time-synchronized phasor measurements at a specific time, e.g., **MET PM 12:00:00**.

Table 7.1 lists **MET** command variants for instantaneous, maximum/minimum, differential, demand, and energy metering. Other **MET** command options are for viewing protection and automation variables; analog values from MIRRORED BITS communications; and synchronism check.

Table 7.1 MET Command

Name[a]	Description
MET	Display fundamental line metering information
MET DIF	Display differential metering quantities
MET BK*n*	Display fundamental Circuit Breaker *n* metering information
MET RMS	Display rms line metering information
MET BK*n* RMS	Display rms Circuit Breaker *n* metering information
MET M	Display line maximum/minimum metering information
MET BK*n* M	Display Circuit Breaker *n* maximum/minimum metering information
MET RM	Reset line maximum/minimum metering information
MET BK*n* RM	Reset Circuit Breaker *n* maximum/minimum metering information
MET D	Display demand line metering information
MET RD	Reset demand line metering information
MET RP	Reset peak demand line metering information
MET E	Display energy line metering information
MET RE	Reset energy line metering information
MET SYN	Display synchronism check voltage and slip angle/frequency information
MET BAT	Display dc battery monitor information
MET PM	Display phasor measurement (synchrophasor) metering information

[a] *n* = 1 or 2, representing Circuit Breaker 1 and Circuit Breaker 2, respectively.

Instantaneous Metering

Use instantaneous metering to monitor power system parameters in real-time. The relay provides these fundamental frequency readings:

- Fundamental frequency phase voltages and currents
- Phase-to-phase voltages
- Sequence voltages and currents
- Fundamental real, reactive, and apparent power
- Displacement power factor

You can also monitor these real-time rms quantities (with harmonics included):

- RMS phase voltages and currents
- Real and apparent rms power
- True power factor

Both the fundamental and the rms-metered quantities are available for the LINE input. The relay also provides both the fundamental and rms circuit breaker currents for circuit breakers BK1 and BK2.

Voltages, Currents, Frequency

NOTE: After power up, automatic restart, or a warm start, including settings change and group switch, in the beginning period of 20 cycles, the 10-cycle average values are initialized with the latest calculated 1-cycle average values.

Table 7.2 summarizes the metered voltage, current, and frequency quantities available in the relay. The relay reports all instantaneous voltage magnitudes, current magnitudes, and frequency as absolute value 10-cycle averages (for example, the LINE A-Phase filtered magnitude LIAFM_10c. Instantaneous metering also reports sequence quantities referenced to A-Phase. The relay references angle measurements to positive-sequence quantities. The relay reports angle measurements in the range of ±180.00 degrees.

Table 7.2 Instantaneous Metering Quantities—Voltages, Currents, Frequency

Metered Quantity	Symbol[a]	Fundamental	RMS
Phase voltage magnitude	$\|V_\phi\|$	X	X
Phase voltage angle	$\angle(V_\phi)$	X	
Phase current magnitude	$\|I_\phi\|$	X	X
Phase current angle	$\angle(I_\phi)$	X	
Phase-to-phase voltage magnitude	$\|V_{\phi\phi}\|$	X	X
Phase-to-phase voltage angle	$\angle(V_{\phi\phi})$	X	
Positive-sequence voltage magnitude	$\|V_1\|$	X	
Positive-sequence voltage angle	$\angle(V_1)$	X	
Negative-sequence voltage magnitude	$\|3V_2\|$	X	
Negative-sequence voltage angle	$\angle(3V_2)$	X	
Zero-sequence voltage magnitude	$\|3V_0\|$	X	
Zero-sequence voltage angle	$\angle(3V_0)$	X	
Positive-sequence current magnitude	$\|I_1\|$	X	
Positive-sequence current angle	$\angle(I_1)$	X	
Negative-sequence current magnitude	$\|3I_2\|$	X	
Negative-sequence current angle	$\angle(3I_2)$	X	
Zero-sequence current magnitude	$\|3I_0\|$	X	
Zero-sequence current angle	$\angle(3I_0)$	X	
Battery voltages	Vdc	X	
Frequency	f	X	X
Circuit breaker current magnitudes	$\|I_\phi\|$	X	X
Circuit breaker current angles	$\angle(I_\phi)$	X	

[a] ϕ = A, B, C.

Power

Table 7.3 shows the power quantities that the relay measures. The instantaneous power measurements are derived from 10-cycle averages that the relay reports by using the generator condition of the positive power flow convention; for example, real and reactive power flowing out (export) is positive, and real and reactive power flowing in (import) is negative (see *Figure 7.1*).

For power factor, LAG and LEAD refer to whether the current lags or leads the applied voltage. The reactive power Q is positive when the voltage angle is greater than the current angle ($\theta_V > \theta_I$), which is the case for inductive loads

where the current lags the applied voltage. Conversely, Q is negative when the voltage angle is less than the current angle ($\theta_V < \theta_I$); this is when the current leads the voltage, as in the case of capacitive loads.




Figure 7.1 Complex Power (P/Q) Plane

The SEL-411L includes Relay Word bits to indicate the leading or lagging power factor (see *Section 11: Relay Word Bits*). In the case of a unity power factor or loss of phase or potential condition, the resulting power factor angle would be on this axis of the complex power (P/Q) plane shown in *Figure 7.1*. This would cause the power factor Relay Word bits to rapidly change state (chatter). Be aware of expected system conditions when monitoring the power factor Relay Word bits. It is not recommended to use chattering Relay Word bits in the SER or anything that will trigger an event.

Table 7.3 Instantaneous Metering Quantities—Power (Sheet 1 of 2)

Metered Quantity	Symbol	Fundamental (50 Hz/60 Hz Only)	RMS (Harmonics Included)
Per-phase fundamental real power	$P_{\phi 1}$	X	
Per-phase true real power	$P_{\phi rms}$		X
Per-phase reactive power	$Q_{\phi 1}$	X	X
Per-phase fundamental apparent power	$S_{\phi 1}$	X	
Per-phase true apparent power	$U_{\phi rms}$		X
Three-phase fundamental real power	$3P_1$	X	
Three-phase true real power	$3P_{rms}$		X
Three-phase reactive power	$3Q_1$	X	X
Three-phase fundamental apparent power	$3S_1$	X	

Table 7.3 Instantaneous Metering Quantities—Power (Sheet 2 of 2)

Metered Quantity	Symbol	Fundamental (50 Hz/60 Hz Only)	RMS (Harmonics Included)
Three-phase true apparent power	$3U_{rms}$		X
Per-phase displacement power factor	$PF_{\phi 1}$	X	
Per-phase true power factor	PF_{ϕ}		X
Three-phase displacement power factor	$3PF_1$	X	
Three-phase true power factor	3PF		X

The Relay Word bits PFφ_OK and DPFφ_OK are provided to indicate that the information coming into the relay is sufficient to provide a valid power factor measurement. The per-phase power factor bit, PFφ_OK, is equal to 1 if the measured per-phase rms voltage, $V\varphi_{rms}$, is greater than 10 percent of the nominal voltage setting and the relay does not detect an open-phase condition. Otherwise, PFφ_OK = 0. Similarly, for the per-phase displacement power factor check, DPFφ_OK, is equal to 1 if the magnitude of the per-phase fundamental voltage, VφFM, is greater than 10 percent of the nominal voltage setting and the relay does not detect an open-phase condition. Otherwise, DPFφ_OK = 0.

High-Accuracy Instantaneous Metering

The relay is a high-accuracy metering instrument. See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for details of the accuracy of and how to calculate error coefficients.

Maximum/Minimum Metering

See the *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for a complete description of using and controlling maximum/minimum metering.

The SEL-411L provides maximum/minimum metering for LINE input rms voltages, rms currents, rms powers, and frequency; it also conveys the maximum/minimum rms currents for circuit breakers BK1 and BK2, as well as both dc battery voltage maximums and minimums. The relay also records the maximum values of the sequence voltages and sequence currents. *Table 7.4* lists these quantities.

Table 7.4 Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers (Sheet 1 of 2)

Metered Quantity	Symbol
RMS phase voltage	$V_{\phi rms}$
RMS phase current	$I_{\phi rms}$
Positive-sequence voltage magnitude[a]	$\lvert V_1 \rvert$
Negative-sequence voltage magnitude[a]	$\lvert 3V_2 \rvert$
Zero-sequence voltage magnitude[a]	$\lvert 3V_0 \rvert$
DC battery voltage	VDC1, VDC2
Positive-sequence current magnitude[a]	$\lvert I_1 \rvert$
Negative-sequence current magnitude[a]	$\lvert 3I_2 \rvert$
Zero-sequence current magnitude[a]	$\lvert 3I_0 \rvert$

Table 7.4 Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers (Sheet 2 of 2)

Metered Quantity	Symbol
Frequency	f
Circuit breaker rms current	$I_{\phi rms}$
Three-phase true real power	$3P_{rms}$
Three-phase reactive power	$3Q_1$
Three-phase true apparent power	$3U_{rms}$

[a] Sequence components are maximum values only.

Demand Metering

See the *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* section for a complete description of how demand metering works. The SEL-411L provides demand metering and peak demand metering for the LINE quantities. *Table 7.5* lists the quantities used for demand and peak demand metering.

Table 7.5 Demand and Peak Demand Metering Quantities—(LINE)

Symbol	Units	Description
$I_{\phi rms}$	A, primary	Input rms currents
I_{Grms}[a]	A, primary	Residual ground rms current
$3I_2$	A, primary	Negative-sequence current
P_ϕ	MW, primary	Single-phase real powers (with harmonics)
Q_ϕ	MVAR, primary	Single-phase reactive powers
U_ϕ	MVA, primary	Single-phase total powers (with harmonics)
3P	MW, primary	Three-phase real power (with harmonics)
3Q	MVAR, primary	Three-phase reactive power
3U	MVA, primary	Three-phase total power (with harmonics)

[a] ($I_G = 3I_0 = I_A + I_B + I_C$).

Energy Metering

Energy is the power consumed or developed in the electric power system measured over time. See *Energy Metering on page 7.10 in the SEL-400 Series Relays Instruction Manual*, for complete details of energy metering computation, viewing, and control. Also, similar to demand metering, energy metering is available only for the LINE data. *Table 7.6* lists the energy metering quantities that the relay displays.

Table 7.6 Energy Metering Quantities—(LINE) (Sheet 1 of 2)

Analog Quantity	Units	Description
MWHϕOUT	MWh, primary	Single-phase energy export
MWHϕIN	MWh, primary	Single-phase energy import
MWHϕT	MWh, primary	Single-phase energy total
3MWHOUT	MWh, primary	Three-phase energy export

Table 7.6 Energy Metering Quantities–(LINE) (Sheet 2 of 2)

Analog Quantity	Units	Description
3MWHIN	MWh, primary	Three-phase energy import
3MWH3T	MWh, primary	Three-phase energy total

Time-Synchronized Metering

The relay provides synchrophasor measurement with an angle reference according to IEEE C37.118. For details of synchrophasor metering, see *Synchrophasor Metering on page 7.11 in the SEL-400 Series Relays Instruction Manual*.

Differential Metering

Use the **MET DIF** command to display differential metering information. Information includes the communications channel status, the availability of the 87L function, whether the terminal is in stub bus, current values and angles of the local terminal, all remote terminals, differential values and alpha plane values.

The relay displays the differential metering quantities when the following is true:

- The 87L communications scheme defined by the E87CH setting (Port 87 settings) is not disabled (E87CH ≠ N).
- The 87L element is enabled (Group settings E87L = Y).

```
==>MET DIF <Enter>

Relay 1                                    Date: 01/19/2000  Time: 08:53:07.733
Station A                                  Serial Number: 2010290917

87L Communication: [Master,Slave,Lost][a]
87L Function: [Available, Not Available][b]
Stub Bus:      [Enabled, Disabled][c]

                                  Local Terminal
                  IA         IB         IC          I1        3I2        3I0
MAG (pu)          xx.xxx     xx.xxx     xx.xxx      xx.xxx    xx.xxx     xx.xxx
ANG (DEG)        ±xxx.xx    ±xxx.xx    ±xxx.xx     ±xxx.xx   ±xxx.xx    ±xxx.xx
THROUGH (pu)      xx.xxx     xx.xxx     xx.xxx                 xx.xxx     xx.xxx
CC MAG (pu)[d]     xx.xxx     xx.xxx     xx.xxx
CC ANG (DEG)[d]   ±xxx.xx    ±xxx.xx    ±xxx.xx

                                 Remote Terminal 1[e,f]
                  IA         IB         IC          I1        3I2        3I0
MAG (pu)          xx.xxx     xx.xxx     xx.xxx      xx.xxx    xx.xxx     xx.xxx
ANG (DEG)        ±xxx.xx    ±xxx.xx    ±xxx.xx     ±xxx.xx   ±xxx.xx    ±xxx.xx
THROUGH (pu)      xx.xxx     xx.xxx     xx.xxx                 xx.xxx     xx.xxx

                                 Remote Termina2 1[e,g]
                  IA         IB         IC          I1        3I2        3I0
MAG (pu)          xx.xxx     xx.xxx     xx.xxx      xx.xxx    xx.xxx     xx.xxx
ANG (DEG)        ±xxx.xx    ±xxx.xx    ±xxx.xx     ±xxx.xx   ±xxx.xx    ±xxx.xx
THROUGH (pu)      xx.xxx     xx.xxx     xx.xxx                 xx.xxx     xx.xxx

                                 Remote Terminal 3[e,h]
                  IA         IB         IC          I1        3I2        3I0
MAG (pu)          xx.xxx     xx.xxx     xx.xxx      xx.xxx    xx.xxx     xx.xxx
ANG (DEG)        ±xxx.xx    ±xxx.xx    ±xxx.xx     ±xxx.xx   ±xxx.xx    ±xxx.xx
THROUGH (pu)      xx.xxx     xx.xxx     xx.xxx                 xx.xxx     xx.xxx
```

Figure 7.2 Response to the MET DIF Command

NOTE: The asterisk (*) in the alpha plane section of the **MET DIF** command response, indicates that the value has been forced to the ideal blocking point because the differential value is less than half of the pickup setting.

```
                                  Differential[i]
                  IA         IB         IC                    3I2        3IO
MAG (pu)          xx.xxx     xx.xxx     xx.xxx                xx.xxx     xx.xxx
ANG (DEG)        ±xxx.xx    ±xxx.xx    ±xxx.xx               ±xxx.xx    ±xxx.xx


                                   Alpha Plane[i]
                 87LA       87LB       87LC                  87LQ       87LG
k                x.xxx*[j]  x.xxx*[k]  x.xxx*[l]             x.xxx*[m]  x.xxx*[n]
alpha (DEG)     ±xxx.xx*[j] ±xxx.xx*[k] ±xxx.xx*[l]          ±xxx.xx*[m] ±xxx.xx*[n]

=>>
```

Figure 7.2 Response to the MET DIF Command (Continued)

[a] "Master" if 87MTR bit is asserted; "Slave" if 87SLV bit is asserted; "Lost" if neither 87MTR nor 87SLV is asserted.

[b] "Available" if 87LST bit is not asserted; "Not Available" if 87LST bit is asserted.

[c] "Enabled" if ESTUB is asserted; else "Disabled".

[d] Data shown in E87LCC = Y.

[e] Currents and angles shown if 87CHpOK is asserted; otherwise a series of dashes ("------").

[f] Data for Terminal 1 shown if 87CH1RQ is asserted or if 87TESTT = S (no "Channel Status").

[g] Data for Terminal 2 shown if 87CH2RQ is asserted.

[h] Data for Terminal 3 shown if 87CH3RQ is asserted.

[i] Data shown if 87MTR is asserted.

[j] Display asterisk (*) only if 87IADM < 0.5 • 87LPP.

[k] Display asterisk (*) only if 87IBDM < 0.5 • 87LPP.

[l] Display asterisk (*) only if 87ICDM < 0.5 • 87LPP.

[m] Display asterisk (*) only if 87IQDM < 0.5 • 87LQP.

[n] Display asterisk (*) only if 87IGDM < 0.5 • 87LGP.

```
==>MET DIF <Enter>

Relay 1                                  Date: 11/23/2011  Time: 12:16:23.763
Station A                                Serial Number: 0000000000

87L Communication: Master
87L Function: Available
Stub Bus:      Disabled

                              Local Terminal
                  IA         IB         IC          I1         3I2        3IO
MAG (pu)          1.387      0.989      0.990       1.122      0.399      0.396
ANG (DEG)         -0.13    -119.96     120.13       0.00      -0.87      -0.47
THROUGH (pu)      1.389      1.001      1.001                  0.398      0.398

                              Remote Terminal 1
                  IA         IB         IC          I1         3I2        3IO
MAG (pu)          1.195      0.994      0.995       1.061      0.202      0.199
ANG (DEG)        -65.69     174.39      54.52      -65.59     -66.57     -66.29
THROUGH (pu)      1.205      1.001      1.001                  0.204      0.197

                              Differential
                  IA         IB         IC          I1         3I2        3IO
MAG (pu)          2.173      1.666      1.668                  0.516      0.511
ANG (DEG)        -30.17    -152.88     87.24                  -21.82     -21.25

                              Alpha Plane
                  IA         IB         IC          I1         3I2        3IO
k                 0.844      0.952      0.958                  0.503      0.502
alpha (DEG)      -66.44      67.30      67.06                  -66.27     -65.79

==>
```

Figure 7.3 Response to the MET DIF Command When 87kF, 87kQ and 87kG Are Not Forced to Zero

```
==>MET DIF <Enter>

Relay 1                                    Date: 11/23/2011  Time: 12:17:55.524
Station A                                  Serial Number: 0000000000


87L Communication: Master
87L Function: Available
Stub Bus:      Disabled

                                  Local Terminal
                  IA        IB        IC          I1       3I2       3I0
MAG (pu)        1.981     0.989     0.990       1.320     0.993     0.990
ANG (DEG)       -0.14   -119.92    120.20        0.00     -0.47     -0.38
THROUGH (pu)    2.001     1.001     1.001                  1.001     1.001

                                 Remote Terminal 1
                  IA        IB        IC          I1       3I2       3I0
MAG (pu)        1.991     0.993     0.994       1.326     0.999     0.995
ANG (DEG)       -0.56   -120.45    119.68       -0.47     -0.81     -0.67
THROUGH (pu)    2.001     1.001     1.001                  1.007     1.001

                                   Differential
                  IA        IB        IC                    3I2       3I0
MAG (pu)        3.972     1.982     1.984                  1.992     1.985
ANG (DEG)       -0.35   -120.18    119.94                   -0.64     -0.52

                                   Alpha Plane
                87LA      87LB      87LC                   87LQ      87LG
k               0.000     0.000     0.000                  0.000     0.000
alpha (DEG)      0.00      0.00      0.00                   0.00      0.00

==>
```

Figure 7.4 Response to the MET DIF Command When 87kF, 87kQ and 87kG Are Forced to Zero

NOTE: Alpha plane values are forced to zero when the differential quantity > 95% of the restraint quantity. These values are forced independently on a per-phase and per-sequence basis.

Table 7.7 Differential Metering Quantities

Metered Quantity	Symbol	Units
Phase current magnitude	|Iϕ|	pu
Phase current angle	∠(Iϕ)	deg
Positive-sequence current magnitude[a]	|I1|	pu
Positive-sequence current angle[a]	∠(I1)	deg
Negative-sequence current magnitude	|3I2|	pu
Negative-sequence current angle	∠(3I2)	deg
Zero-sequence current magnitude	|3I0|	pu
Zero-sequence current angle	∠(3I0)	deg

[a] Positive-sequence quantities are not displayed for differential and alpha plane.

Circuit Breaker Monitor

The relay features advanced circuit breaker monitoring. The general features of the circuit breaker monitor are described in the *Circuit Breaker Monitor on page 8.1 in the SEL-400 Series Relays Instruction Manual*. The SEL-411L supports monitoring two breakers, designated 1 and 2.

Station DC Battery System Monitor

The relay automatically monitors station battery system health by measuring the dc voltage, ac ripple, and voltage between each battery terminal and ground. The SEL-411L provides two dc monitor channels, Vdc1 and Vdc2. See *Station DC Battery System Monitor on page 8.21 in the SEL-400 Series Relays Instruction Manual* for a complete description of the battery monitor.

87L Communications Monitor

The line current differential protection function is communications-dependent. It is necessary, therefore, to monitor the status of the communications channels during in-service operation to detect abnormal or unexpected conditions and initiate corrective actions. Checking for normal, as specified, performance of the communications channels is an integral part of a typical commissioning procedure for the 87L function. In addition, the 87L function itself responds to some monitored channel characteristics in real-time to maintain proper security and dependability. To serve all these needs, the relay provides a set of channel-monitoring and alarming functions.

This section describes such relay channel monitoring as round-trip channel delay, channel asymmetry, lost packet counts, etc. These monitoring functions provide overall assessment of channel quality and feed into the hot stand-by channel switchover logic and the time fallback logic.

The logic in this section applies to all active channels (87CH*p*AC asserted), unless indicated otherwise.

Table 7.8 87L Channel Alarm Settings

Setting	Description	Range	Default
87CH1MT	Maximum round-trip channel delay threshold for the 87L Channel 1 (ms)	OFF, 1–50	OFF
87CH2MT	Maximum round-trip channel delay threshold for the 87L Channel 2 (ms)	OFF, 1–50	OFF
87CH1MD	Maximum step change in the round-trip channel delay threshold for the 87L Channel 1 (ms)	OFF, 3–50	OFF
87CH2MD	Maximum step change in the round-trip channel delay threshold for the 87L Channel 2 (ms)	OFF, 3–50	OFF
87CH1MA	Maximum channel asymmetry threshold for the 87L Channel 1 (ms)	OFF, 0.2–10	OFF
87CH2MA	Maximum channel asymmetry threshold for the 87L Channel 2 (ms)	OFF, 0.2–10	OFF
87CH1PC	Lost packet alarm threshold for the 87L Channel 1	OFF, 1–2500	OFF
87CH2PC	Lost packet alarm threshold for the 87L Channel 2	OFF, 1–2500	OFF
87CH3PC	Lost packet alarm threshold for the 87L Channel 3 (Ethernet only)	OFF, 1–2500	OFF

Round-Trip Channel Delay and Step Change

This monitoring function applies to serial 87L channels only.

The term round-trip channel delay refers to the sum of channel latency in the receiving and transmitting directions. This is an important attribute of the channel as it impacts the total trip time of the 87L scheme.

When you use direct point-to-point fiber connections in 87L applications, the round-trip channel time is constant and should not change. When you use multiplexed channels, the round-trip time may change when the SONET/SDH system re-routes data traffic in response to lost fiber connections or failure of a multiplexer.

In any case, it is beneficial to monitor the round-trip delay and alarm if this delay exceeds the maximum value for which you applied the 87L scheme, or when the value is so high that it clearly indicates abnormal operation of the communications network.

As *87L Theory of Operation on page 5.2* explains, the relay measures the round-trip delay for each of its active channels. This measurement is precise with or without time sources connected to each relay working over a given 87L channel. The relay calculates round-trip channel delay per the basic equation in *87L Theory of Operation on page 5.2* and averages such raw measurements over a 20 ms (5 packets) period, and these averaged values become the 87CH*p*RT analog quantities.

Apply the 87CH*p*MT setting on a per-channel basis to monitor the value of the round-trip delay, as *Figure 7.5* illustrates. The 87CH*p*T Relay Word bit signals an alarm.




Figure 7.5 Maximum Round-Trip Delay Alarm Logic

A step change in the round-trip delay is another important channel attribute. The relay monitors for the step change in the round-trip delay as a part of its channel-monitoring function set. The relay also uses this information as a part of some of the time-fallback modes when you apply external time-based synchronization. In this context, the step change in the round-trip delay is a positive proof of channel switching and, therefore, a possible change in channel symmetry (see *87L Time Fallback Logic on page 5.131* for more details).

As *Figure 7.6* shows, the relay defines the step change in the round-trip delay as the difference between the round-trip delay just prior and just after a channel interruption. This takes advantage of the fact that the communications network, when switching paths, corrupts at least one 87L packet. The logic in *Figure 7.6* triggers for all channel interruptions and checks for the difference in the round-trip delay measurements. First, the channel must work properly for a half second before the logic engages. If the 87CH*p*RT measurement is invalid after that time, as in the case of a lost packet, the relay captures the old value of the 87CH*p*RT and opens a 1-second window to wait for measurements to resume. If the measurements resume within a second, the relay captures the new value and calculates the difference (87CH*p*MDRT). The relay adds an extra 0.1 s delay to flash out any packets that may be trapped in communications gear buffers. For channel interruption other than switching, the logic triggers, but the difference in the round-trip delay calculates as zero.

Apply the 87CH*p*MD setting on a per-channel basis to monitor step change in the round-trip delay. The 87CH*p*DT Relay Word bit signals an alarm. This bit stays asserted for 0.1 s. If necessary, use a SELOGIC timer to extend bit assertion.

Note that the time fallback Mode 4 responds to the step change in the round-trip delay measurement, but it uses its own factory-selected threshold and is independent from the user setting 87CH*p*MD.

As with the round-trip delay measurement itself, the step change in the round-trip delay measurement applies to serial channels only and works with or without external time sources connected to the relays at both ends of a given channel.




Figure 7.6 Step Change in Round-Trip Delay Logic

Channel Asymmetry

NOTE: From firmware versions R114 to R125, channel asymmetry calculations were only available in time-based mode (not in channel-based mode).

This section applies to serial 87L channels only and to relays connected to external time sources. If valid time sources are connected to both relays of a given communications channel, it is possible to measure not only the round-trip time but the channel latency in the receiving and transmitting directions individually. In addition, the relay calculates the difference between the delays in the two directions, known as channel asymmetry (see *87L Theory of Operation on page 5.2*).

Channel asymmetry is an important channel attribute. A typical consideration is related to using symmetrical channels in the 87L channel-based synchronization mode. This application is often considered superior because it requires no external time sources as a part of the protection scheme. Instead, the channel must be symmetrical to facilitate channel-based synchronization. Channel-based synchronization works accurately as long as the channel is truly symmetrical. Often, time sources are connected to relays to allow precise time stamping for events and records. If the time sources are connected, the relay can constantly monitor if the channel is truly symmetrical during in-service conditions, as a part of scheme commissioning, or during troubleshooting. This is especially beneficial for multiplexed channels, or when considering potential failure modes of any active communications device between any two relays.

We define channel asymmetry as an unsigned difference between the two delay measurements. This asymmetry value is available as the analog quantity 87CH*p*AX.

Apply the 87CH*p*MA setting on a per-channel basis to monitor the value of channel asymmetry, as *Figure 7.7* shows. The 87CH*p*AM Relay Word bit signals an alarm.




Figure 7.7 Channel Asymmetry Alarm Logic

NOTE: For the channel asymmetry logic to be calculated correctly, the same relay firmware must be used at all terminals of the differential zone.

where: PU, DO = 0.2 s in channel-based mode
PU, DO = 0.1 s in time-based mode

Note that the asymmetry measurement depends on the time sources at both ends of a given channel. In channel-based mode, the relays exchange the Relay Word bit for External Time Lock, ETL*p*, to indicate that the relays are locked to an external time source. With external time connected, the relays calculate the channel asymmetry, which is updated every 100 ms. The logic is not meant to detect short momentary changes in channel asymmetry, but instead, it is looking for long-standing asymmetry. This is advantageous because many cases of channel asymmetry are short-lived and result from the SONET/SDH systems switching paths (see *87L Theory of Operation on page 5.2*). When the relay is set to use time-based synchronization, use the channel asymmetry alarm logic to monitor the suitability of the channel for use with Time Fallback Mode (87TFB) 3 or 4.

Use the logic in *Figure 7.7* to help populate the COM 87L report (see *Section 9: ASCII Command Reference*).

Lost Packet Count

This section applies to all active channels, both serial and Ethernet.

The relay counts and alarms on lost packets. Packet loss impacts 87L function dependability and stresses protection security by creating an impairment for relays.

The relay declares a lost 87L packet if any of the following occurs.

- The difference between the sequence number the relay receives in the present packet and the sequence number it received in the last packet is other than exactly 1, as expected.
- The time elapsed since the last packet the relay received exceeds 120 percent of the normal time between the packets.
- The data, as detected by the integrity code (BCH, see *87L Theory of Operation on page 5.2* for more information), are corrupt.

The relay runs a lost packet counter (87CH*p*LX) to count packets that have been lost among the last 10,000 scheduled packets (40 seconds of data reception). The counter starts upon receipt of the first valid packet on a given channel following relay startup.

In addition, the relay runs a 24-hour lost packet counter (87CH*p*LD), using the following procedure. The relay records the number of lost or defective packets during the last 24 hours in 15-minute intervals. At the end of a 15-minute interval, the relay adds the newest 15-minute count and subtracts the oldest 15-minute count from the total 24-hour number of lost packets. Each 15-minute period begins every UTC quarter hour.

As *Figure 7.8* shows, an alarming threshold is available for the lost packet count.

Apply the 87CH*p*PC setting on a per-channel basis to monitor packets lost among the last 10,000 scheduled packets. The 87CH*p*LP Relay Word bit signals an alarm.




Figure 7.8 Lost Packet Alarm Logic

Noise Burst and Momentary Channel Break

This section applies to all active channels, both serial and Ethernet. These alarms have no associated settings.

The relay defines a noise burst according to *Figure 7.9*. This logic counts packets it receives as expected but which failed a data integrity check, and it asserts only if the newest packet passes a data integrity check signifying that channel noise has subsided.

This alarm can fail to trigger in some situations because, in addition to failing the BCH, the noise can affect packet framing and the ability of the relay to identify the packet. When this alarm does assert, however, it signifies channel noise—the relay is receiving 87L packets, but these packets are temporarily failing a data integrity check.




Figure 7.9 Noise Burst Alarm Logic

The relay defines momentary channel break according to *Figure 7.10*. The logic arms itself only if the relay resumes reception of valid packets within 0.1 s. If more than three consecutive packets time out within that 0.1-second window, the alarm asserts. This logic can trigger either for channel switching or channel noise.




Figure 7.10 Momentary Channel Break Alarm Logic

Overall Channel Status

You can use the variety of available Relay Word bits to program custom channel status logic with SELOGIC control equations. The relay provides for a default overall channel status indication.

The relay declares a given active channel as OK (87CH*p*OK Relay Word bit) if this channel receives more than one valid packet in a row, as in *Figure 7.11*. Validity depends upon a consecutive sequence number compared with the last packet, expected arrival time, and data integrity (BCH). The 87CH*p*OK Relay Word bit deasserts if five consecutive packets fail to meet the criteria.

NOTE: A packet is sent every 4 ms from the remote relay.




Figure 7.11 Channel OK Status

The relay declares an alarm state for a channel if any one of the following is true (see *Figure 7.12*).

- The channel is not OK for half a second (channel drop out).
- The lost packet alarm is asserted.
- The channel round-trip alarm is asserted.
- Channel asymmetry is exceeded while the channel is required.
- The channel is required for the 87L function, but it cannot be synchronized in terms of aligning the current data.




Figure 7.12 Default Channel Alarm Logic

All monitoring logic has available digital Relay Word bits that can be programmed into customer alarm or blocking logic. The Relay Word bits available for the 87L Channel Monitor are shown in *Table 7.9*.

Table 7.9 87L Channel Alarm Relay Word Bits (Sheet 1 of 2)

Name	Description
87CH1T	Round-trip delay alarm asserted for the 87L serial Channel 1
87CH2T	Round-trip delay alarm asserted for the 87L serial Channel 2
87CH1DT	Step change in the round-trip delay alarm asserted for the 87L serial Channel 1
87CH2DT	Step change in the round-trip delay alarm asserted for the 87L serial Channel 2
87CH1AM	Channel asymmetry alarm asserted for the 87L serial Channel 1[a]
87CH2AM	Channel asymmetry alarm asserted for the 87L serial Channel 2[a]
87CH1LP	Lost packet alarm asserted for the 87L Channel 1
87CH2LP	Lost packet alarm asserted for the 87L Channel 2
87CH3LP	Lost packet alarm asserted for the 87L Channel 3 (Ethernet only)
87CH1NB	Noise burst alarm asserted for the 87L Channel 1
87CH2NB	Noise burst alarm asserted for the 87L Channel 2
87CH3NB	Noise burst alarm asserted for the 87L Channel 3 (Ethernet only)
87CH1BR	Momentary channel break alarm asserted for the 87L Channel 1
87CH2BR	Momentary channel break alarm asserted for the 87L Channel 2

Table 7.9 87L Channel Alarm Relay Word Bits (Sheet 2 of 2)

Name	Description
87CH3BR	Momentary channel break alarm asserted for the 87L Channel 3 (Ethernet only)
87CH1OK	87L Channel 1 is receiving valid data
87CH2OK	87L Channel 2 is receiving valid data
87CH3OK	87L Channel 3 is receiving valid data (Ethernet only)
87CH1AL	Alarm asserted for the 87L Channel 1
87CH2AL	Alarm asserted for the 87L Channel 2
87CH3AL	Alarm asserted for the 87L Channel 3 (Ethernet only)

[a] Available if both relays are connected to a valid time source.

Table 7.10 87L Channel-Monitoring Analog Quantities

Name	Description	Units
87CH1RT	Round-trip delay for the 87L serial Channel 1	ms
87CH2RT	Round-trip delay for the 87L serial Channel 2	ms
87CH1AX	Asymmetry in the 87L serial Channel 1[a]	ms
87CH2AX	Asymmetry in the 87L serial Channel 2[a]	ms
87CH1LX	Lost packet count among the scheduled 10,000 packets for the 87L Channel 1	–
87CH2LX	Lost packet count among the scheduled 10,000 packets for the 87L Channel 2	–
87CH3LX	Lost packet count among the scheduled 10,000 packets for the 87L Channel 3 (Ethernet only)	–
87CH1LD	Lost packet count in the last 24h for the 87L Channel 1	–
87CH2LD	Lost packet count in the last 24h for the 87L Channel 2	–
87CH3LD	Lost packet count in the last 24h for the 87L Channel 3 (Ethernet only)	–

[a] Available if both relays are connected to a valid time source.

87L Communications Report

NOTE: To ensure proper communication and protection, please refer to the firmware compatibility in *Table A.2*.

The relay provides the 87L communications report to display and summarize basic 87L configuration as well as real-time and historical channel-monitoring and alarming values.

The report covers the following three major areas.

- 87L configuration and overall status (examples: relay identification, number of terminals in the 87L scheme, master or outstation mode, channel problems, stub bus condition, test condition, etc.).
- Detailed channel configuration, diagnostics, and health on a per-channel basis (remote relay address, data synchronization method and status, specific channel alarms, etc.).
- Long-term channel characteristics on a per-channel basis (channel delay histogram, worst-case channel delay, etc.).

Figure 7.13 depicts the report layout. The report refers to general data items as (a), (b), etc. *Table 7.11* explains these data items in detail. Throughout this section, the variable *p* refers to the channel number (*p* = 1, 2, 3). The report displays data items related to all active channels (those for which the 87CH*p*AC Relay Word bit is asserted).

It is good practice to issue a **COM 87L C/R** command after commissioning is complete and the unit is to be put in service.

```
FID=(a)

Statistics previously cleared on mm/dd/yyyy hh:mm:ss.sss (UTC)

87L APPLICATION STATUS
                      (f)
                      (i)
                      (j)


MEDIUM/PROTOCOL       Configuration                  Status
Serial Channel 1      (p)                            (q)
Serial Channel 2      (p)                            (q)
Ethernet Port A       (p)                            (d)
Ethernet Port B       (p)                            (d)
Synchronization       (k)                            (l)
Time Fallback         (n)                            (n)

TIME SOURCE           Local Status                   Remote Status
                      (m)                            (m)


CHANNEL ADDRESSING
Local Address         (g,h)
Remote Address 1      (g,h)
Remote Address 2      (g,h)
Remote Address 3      (h)
VLAN Tag              (c)

STATISTICS            Channel 1         Channel 2         Channel 3
Channel Status        (o)               (o)               (o)
Channel Role          (s)               (s)               (s)
2SD Role / 24 hr Usage (t,oo)           (t,oo)
Receive Status        (u)               (u)               (u)
Synch Config          (w)               (w)               (w)
Synch Status          (w)               (w)               (w)
Synch Accuracy        (x)               (x)               (x)
Time Status           (r)               (r)               (r)
High Lost Packet Count (v)              (v)               (v)
High Latency          (y)               (y)
High Asymmetry        (z)               (z)
Round-Trip Delay (ms) (aa)              (aa)
Transmit Delay (ms)   (bb)              (bb)
Receive Delay (ms)    (cc)              (cc)              (cc)
Asymmetry (ms)        (dd)              (dd)
Lost Packet Count 40s (ee)              (ee)              (ee)
Lost Packet Count 24hr (ff)             (ff)              (ff)

MAXIMUM VALUES
Channel 1                         Date and Time (UTC)
Lost Packet Count 24hr (gg)       mm/dd/yyyy hh:mm:ss
Round-Trip Delay (ms)  (jj)       mm/dd/yyyy hh:mm:ss.sss
Transmit Delay (ms)    (kk)       mm/dd/yyyy hh:mm:ss.sss
Receive Delay (ms)     (ll)       mm/dd/yyyy hh:mm:ss.sss
Asymmetry (ms)         (nn)       mm/dd/yyyy hh:mm:ss.sss

Channel 2                         Date and Time (UTC)
Lost Packet Count 24hr (gg)       mm/dd/yyyy hh:mm:ss
Round-Trip Delay (ms)  (jj)       mm/dd/yyyy hh:mm:ss.sss
Transmit Delay (ms)    (kk)       mm/dd/yyyy hh:mm:ss.sss
Receive Delay (ms)     (ll)       mm/dd/yyyy hh:mm:ss.sss
Asymmetry (ms)         (nn)       mm/dd/yyyy hh:mm:ss.sss

Channel 3                         Date and Time (UTC)
Lost Packet Count 24hr (gg)       mm/dd/yyyy hh:mm:ss
Receive Delay (ms)     (ll)       mm/dd/yyyy hh:mm:ss.sss
```

Figure 7.13 COM 87L Report Layout

```
HISTOGRAMS
Channel Receive Delay (last 24 hours)
Delay (ms)            Channel 1 (%)      Channel 2 (%)      Channel 3 (%)
0 - 2                 (pp)               (pp)               (pp)
2 - 4                 (pp)               (pp)               (pp)
4 - 6                 (pp)               (pp)               (pp)
6 - 8                 (pp)               (pp)               (pp)
8 - 10                (pp)               (pp)               (pp)
10 - 12               (pp)               (pp)               (pp)
12 - 15               (pp)               (pp)               (pp)
15 - 20               (pp)               (pp)               (pp)
20 - 30               (pp)               (pp)               (pp)
30+                   (pp)               (pp)               (pp)

Channel Round-Trip Delay (last 24 hours)
Delay (ms)            Channel 1 (%)      Channel 2 (%)
0 - 2                 (ii)               (ii)
2 - 4                 (ii)               (ii)
4 - 6                 (ii)               (ii)
6 - 8                 (ii)               (ii)
8 - 10                (ii)               (ii)
10 - 12               (ii)               (ii)
12 - 15               (ii)               (ii)
15 - 20               (ii)               (ii)
20 - 30               (ii)               (ii)
30+                   (ii)               (ii)

Channel Asymmetry (last 24 hours)
Asymm (ms)            Channel 1 (%)      Channel 2 (%)
0.00 - 0.25           (mm)               (mm)
0.25 - 0.50           (mm)               (mm)
0.50 - 0.75           (mm)               (mm)
0.75 - 1.00           (mm)               (mm)
1.00 - 1.50           (mm)               (mm)
1.50 - 2.00           (mm)               (mm)
2.00 - 3.00           (mm)               (mm)
3.00 - 4.00           (mm)               (mm)
4.00 - 5.00           (mm)               (mm)
5.00+                 (mm)               (mm)
```

Figure 7.13 COM 87L Report Layout (Continued)

Table 7.11 COM87L Report Data Items (Sheet 1 of 4)

Data Item		Description
(a)	Firmware and hardware versions of the relay	Manufacturing embedded data (FID) used.
(b)	Date/time of last statistics reset	Time relay was last turned on, last Group Settings change, last Port 87 Settings change, or last user reset via COM 87L (UTC time).
(c)	VLAN tag	87LVLAN setting. Displayed only for 87L applications over Ethernet. If the 87L VLAN tag matches one or more IEC 61850 GOOSE transmit VLAN tags, then the following message displays after the VLAN tag: `WARNING: The 87L VLAN tag is identical to one or more 61850 GOOSE VLAN tags.`
(d)	Ethernet port status	LINK5A, LINK5B, P5ASEL, P5BSEL Relay Word bits used. The report displays `In use` next to the port in use (LINK5*x* = P5*x*SEL = 1); `DOWN` next to the port if it is down (LINK5*x* = 0); `Available` next to the port if it is not in use but the port is operable (LINK5*x* = 1), where (*x* = A or B).
(f)	Application	E87CH setting displayed as follows: `2SS` - Two terminals with single serial channel `2SD` - Two terminals with dual serial channels `3SS` - Three terminal outstation with serial channel `3SM` - Three terminal master with serial channels `2E` - Two terminals over Ethernet `3E` - Three terminals over Ethernet `4E` - Four terminals over Ethernet
(g)	87L local and remote relay addresses for applications over serial channels	87TADR, 87R1ADR, and 87R2ADR settings displayed; only for applications over serial channels (based on the E87CH setting).

Table 7.11 COM87L Report Data Items (Sheet 2 of 4)

Data Item		Description
(h)	87L local and remote relay addresses for applications over Ethernet	87LTMAC, 87LMAC1, 87LMAC2, and 87LMAC3 settings displayed; port presently used by the 87L is indicated (A or B); displayed only for applications over Ethernet (based on the E87CH setting).
(i)	87L status	Information used: E87L setting; Relay Word bits 87MTR, 87SLV, 87LST, 87TEST, 87CH*p*OK, and ESTUB. If E87L = N, then `DISABLED` is displayed. Otherwise, all the following lines that apply are displayed, one item per line, and in the following order (some items are mutually exclusive): `NOT AVAILABLE` will be displayed for any of the following: if 87LST Relay Word bit asserted, if either the HALARM or SALARM are asserted—unavailable because of a hardware or software problem, if either the 87ERR1 OR 87ERR2 are asserted—unavailable because of 87L Watchdog logic, if the 87BLOCK is asserted—blocked by user logic, if 87TFB = 1 AND 87CH*p*FB asserted for any active channel—unavailable because of Time Fallback logic, if 87BLK is asserted and 87BLKL is not asserted—blocked by a remote relay. `MASTER` if 87MTR Relay Word bit asserted `SLAVE` if 87SLV Relay Word bit asserted `IN STUB BUS` if ESTUB Relay Word bit asserted `IN TEST` if 87TEST Relay Word bit asserted

(j)	87L channel status	87CH*p*AL Relay Word bit used; displayed for required channels only (those with 87CH*p*RQ Relay Word bit asserted); blank if none of the required channels has an alarm asserted, or channels with alarms asserted are listed as:
		`ALARM ON CHANNEL x`
		`ALARM ON CHANNELS x AND y`
		`ALARM ON CHANNELS x, y, AND z`

(k)	87L data synchronization method	Only for applications over serial channels (based on the E87CH setting). `Channel-based` if all active channels (those with 87CH*p*AC Relay Word bits asserted) have their 87CH*p*SN settings equal to C. `External-time-based` if all active channels (those with 87CH*p*AC Relay Word bits asserted) have their 87CH*p*SN settings equal to T. `Channel and time based` otherwise.
(l)	87L data synchronization status	Only for applications over serial channels (based on the E87CH setting). `High precision` (if 87SYNH Relay Word bits asserted), `Low precision` (if 87SYNL Relay Word bit asserted), or `NOT SYNCHRONIZED` (neither of the two Relay Word bits asserted).
(m)	87L time source status	For applications over serial channels, displayed only if any of the required channels (87CH*p*RQ asserted) is set to use time for synchronization (87CH*p*SN setting equals “T”). Always displayed for applications over Ethernet. Local Status: `Locked` or `UNLOCKED` based on the 87TOK Relay Word bit). Remote Status: `Locked` or `UNLOCKED` based on the received ETL bits for each required and receiving channel using time-based synchronization (87CH*p*RQ & 87CH*p*OK & 87CH*p*SN = T). Suppressed if any required time-based channel is not receiving or the relay is set to channel-based synchronization (E87CH*p*SN = C). If all required, time-based channels are receiving, then the status is `Locked` if ETL of all required, receiving, time-based channels is 1, otherwise the status is `UNLOCKED`.

Table 7.11 COM87L Report Data Items (Sheet 3 of 4)

Data Item		Description
(n)	87L time fallback method and status	Displayed only for applications over serial channels (based on the E87CH setting). Suppressed if 87L data synchronization method is channel-based or in the 3SS application. Method: 87TFB setting used for the configured method; displayed `Mode x`, where *x* is the value of the 87TFB setting. Status: (87CH*p*FB & 87CH*p*RQ) ORed for all active channels (87CH*p*AC asserted) is used. Displayed `OK` or `IN FALLBACK`.
(o)	Channel status	87CH*p*AL Relay Word bits used. If 87CH*p*AL = 1, displayed `ALARM`, otherwise `OK`.

(p)	Medium/protocol	E87CH setting and part number used.
		For applications over Ethernet:
		`10/100BASE-T, y,` or
		`100BASE-FX, y,`
		where `y` is either Primary or Secondary.
		For applications over serial channels, the serial port hardware type associated with each active channel displayed, one of:
		`EIA-422`
		`G.703`
		`850nm C37.94 Fiber`
		`1300nm Fiber`
		`1550nm Fiber`
		`1300nm C37.94 Fiber`
		For the 2SD application, appended ", y," where y is one of "2SD Primary" or "2SD Standby", based on the 87PCH setting (primary if displayed channel matches 87PCH, standby if it does not).

(q)	Remote relay ID	Display `OK` if the remote ID matches the 87R*p*ADR setting. Display `REMOTE ID MISMATCH: x` where *x* is the received ID. If the ID cannot be determined, suppress output. Show only for applications over serial (based on E87CH setting).
(r)	Channel time status	`Locked` or `UNLOCKED` based on the received ETL bit for each required and receiving channel using time-based synchronization (87CH*p*RQ & 87CH*p*OK & 87CH*p*SN = T). Suppressed for any channel if not required or if not receiving. **Note:** In 2SD mode, only the channel currently in use displays `Locked`. The channel not in use displays `--`.
(s)	Channel application (role)	87CH*p*AC, 87CH*p*RQ, and 87CH*p*OK Relay Word bits used, as follows: Available = 87CH*p*AC, 87CH*p*OK, and !87CH*p*RQ In use = 87CH*p*RQ Failed = 87CH*p*AC and !87CH*p*OK
(t)	Channel application (role)—continued	For 2SD applications only. 87PCH setting used to generate the display value as follows: Primary = (87PCH == *p*) Standby = ("87PCH <> *p*)
(u)	Channel alarm—receiving or not	87CH*p*OK Relay Word bit used. `ALARM` or `OK` displayed.
(v)	Channel alarm—lost packet alarm	87CH*p*LP Relay Word bit used. Lost packet count above the user's permissible level. Displayed `ALARM` or `OK`. Suppressed if the alarm is not enabled (87CH*p*PC setting is OFF).
(w)	Channel synchronization method—configured and presently used	For applications over serial channels, the 87CH*p*SN setting is used for the configured method: Channel-based or Ext-time-based. In applications over Ethernet, `Ext-time-based` displayed for all active channels. Presently Used: For applications over serial, 87CH*p*CS, 87CH*p*TS, and 87CH*p*NS Relay Word bits used: `Channel-based`, `Ext-time-based`, or `NOT SYNCHED`. In applications over Ethernet, `Ext-time-based` or `NOT SYNCHED` displayed. Suppressed the presently applied method for any channel if not receiving (!87CH*p*OK).
(x)	Channel synchronization accuracy	87CH*p*HS and 87CH*p*LS Relay Word bits used. Suppressed for any channel not receiving (!87CH*p*OK). `High precision`, `Low precision`, or `NOT SYNCHED` displayed.

Table 7.11 COM87L Report Data Items (Sheet 4 of 4)

Data Item		Description
(y)	Channel alarm—channel latency (round-trip time) exceeds user specification	87CH*p*T Relay Word bits used. ALARM or OK displayed. Suppressed for any channel if the alarm is not enabled (the 87CH*p*MT setting is OFF) or if not receiving on this channel (!87CH*p*OK). Only for applications over serial channels.
(z)	Channel alarm—asymmetrical channel	87CH*p*AM Relay Word bits used. ALARM or OK displayed. Suppressed for any channel if asymmetry cannot be measured (!(87TOK & ETL*p*)), or if the alarm is not enabled (the 87CH*p*MA setting is OFF). Suppressed if not receiving on this channel (!87CH*p*OK). **Note:** From firmware versions R114 to R125, channel asymmetry calculations were only available in time-based mode (not in channel-based mode).
(aa)	Channel measurement—round-trip delay	87CH*p*RT value used (round-trip channel delay [ms]). Suppressed if !87CH*p*OK. Only for applications over serial channels (based on the E87CH setting).
(bb)	Channel measurement—delay in the transmit direction	87CH*p*TXT (transmit channel delay [ms]) used. Suppressed if !87CH*p*OK or !(87TOK&ETL*p*).
(cc)	Channel measurement—delay in the receive direction	87CH*p*RXT (receive channel delay [ms]) used. Suppressed if !87CH*p*OK or !(87TOK&ETL*p*).
(dd)	Channel measurement—asymmetry	87CH*p*AX (channel asymmetry [ms]) used. Suppressed if !87CH*p*OK or !(87TOK&ETL*p*). **Note:** From firmware versions R114 to R125, channel asymmetry calculations were only available in time-based mode (not in channel-based mode).
(ee)	Channel measurement—lost packet count (present 40-second measurement)	87CH*p*LX value used. Note that the 40-second lost packet count is only reset on a Group or Port 87 setting change. Use the **COM 87L C/R** command to clear the 24-hour counter. This command does not clear the 40-second counter.
(ff)	Channel measurement—lost packet count (24-hour measurement)	The number of lost or defective packets during the last 24 hours (87CH*p*LD) recorded in 15-minute intervals. Use the **COM 87L C/R** command to clear the 24-hour counter. This command does not clear the 40-second counter.
(gg)	24-hour lost packet count—worst case since clearing the record	Value and time stamp.
(ii)	Channel measurement—round-trip delay histogram	Only for applications over serial channels.
(jj)	Channel measurement—round-trip delay, worst case since clearing the record	Only for applications over serial channels. Value and time stamp.
(kk)	Channel measurement—delay in the transmit direction, worst case since clearing the record	Value and time stamp.
(ll)	Channel measurement—delay in the receive direction, worst case since clearing the record	(Based on the E87CH and 87CH*p*SN settings). Value and time stamp.
(mm)	Channel measurement—channel asymmetry histogram	
(nn)	Channel measurement—channel asymmetry, worst case since clearing the record	Value and time stamp.
(oo)	Primary versus hot stand-by channel usage	Reported only for 2SD applications. Percentages of time the primary and stand-by channels were applied. Integrated runtime (87L enabled and !87LST and !ESTUB and !87TEST) when 87HSB is deasserted (primary channel used) and asserted (stand-by channel used).
(pp)	Channel measurement—receive delay histogram	Only for applications over Ethernet channels. Troubleshooting, testing, and on-going channel monitoring.

87L Channel Recorder

NOTE: These channel recording files are primarily intended for internal SEL use.

Line-current differential schemes are easy to apply from a protection perspective, but they may create application and event analysis challenges related to the communications system. These systems often use devices (such as relays, T1 multiplexers, and SONET backbones) from different manufacturers. It is possible that some of these devices were never designed for protection-grade applications. Most importantly, these devices contain no instrumentation for troubleshooting line current differential applications used with shared (multiplexed) channels.

To help SEL in troubleshooting channel issues, the relay includes a channel recorder. Channel records contain 80 ms of pretrigger data and 40 ms of post-trigger data of raw serial data that appeared at the TX and RX terminals of the relay communications channel(s).

The channel recorder becomes operational once the 87L port setting E87CH is specified as serial (2SS, 2SD, 3SS, or 3SM). In the case of two-terminal, dual-channel applications (2SD) both ports are recorded.

When the channel recording is operational, the relay buffers unencoded transmit and receive binary channel data from each enabled serial channel. Upon a rising edge of Relay Word bit 87CHTRG, the relay creates files with the stored data for each enabled channel in the COMMS directory. The COMMS directory is a separate directory that contains only channel recording information data files. The relay is capable of storing 150 channel recording files.

Names of the recording files have the following format:

YYMMDD,HHmmSSsss,0,CHLn,dd.87L

where,

YYMMDD,HHmmSSsss corresponds to the trigger time (UTC).

- YY is the last two digits of the year (00–99)
- MM is the month (01–12)
- DD is the day (01–31)
- HH is the hour (00–23)
- mm is the minute (00–59)
- SS is the second (00–59)
- sss is the nearest millisecond

CHLndd represents the channel and direction from which the data were recorded.

- n is the channel (1 or 2)
- dd is the direction of the data stream with respect to the local relay (TX or RX)

Following are examples of the file names for Channel 1 and Channel 2 recording files.

The channel recorder file for Channel 1 in the transmit direction (outgoing data) is as follows:

```
120607,212815442,0,CHL1,TX.87L
```

The channel recorder file for Channel 2 in the receive direction (incoming data) is as follows:

```
120607,212815442,0,CHL2,RX.87L
```

The following is an example of the entry necessary for retrieving the example Channel 1 recording file for the transmit direction:

```
FILE READ COMMS 120607,212815442,0,CHL1,TX.87L
```

The default setting for the 87L channel recorder trigger, 87CHTRG, is set to 87LSP (see *87L Watchdog Monitor on page 5.95* for more details). You can add other triggers, but SEL recommends that you do not remove the 87LSP Relay Word bit from the trigger equation. The 87LSP Relay Word bit is specifically designed to distinguish channel issues from relay issues. In particular, 87LSP asserts when the 87L elements (including 87DTT) assert without the disturbance detector also picking up. Relay Word bit 87LSP remains asserted for three cycles, to coordinate with the 40 ms of post-trigger data from the channel recorder files.

To enable write protection of the channel recording files, set 87CHWP = Y. Setting 87CHWP = Y prevents any new 87L channel recorder files from being generated once the relay used up all the memory allocated for the 150 channel recorder files. Please note that testing the relay's 87L function without placing the relay into test mode (see *Test Mode on page 3.2*) can result in assertions of the 87LSP Relay Word bit which then triggers the recording of 87L channel recorder files. It is therefore good practice to clear the channel recorder files when commissioning testing is complete and before putting the relay in service. Channel recorder files are deleted by executing the **COM 87L FILES C** (or **COM 87L FILES R**) command (see *Table 9.2*).

Table 7.12 87L Channel Recorder Settings

Setting	Description	Range	Default
87CHTRG	87L channel recorder trigger	SELOGIC control equation	87LSP OR 87OP
87CHWP	Write protect for channel recording files	Y, N	N

Reporting

The relay features comprehensive power system data analysis capabilities. These are described in *Section 9: Reporting in the SEL-400 Series Relays Instruction Manual*. This section describes reporting characteristics that are unique to the SEL-411L.

Data Processing

In addition to the high-resolution raw data and filtered data available in other SEL-400 series relays, the SEL-411L also provides traveling-wave data. *Figure 7.14* shows the path a power system signal takes through relay input processing. The traveling-wave data take a different path than the other data (see *Figure 7.14*). For these data, the CT analog inputs are filtered through a hardware band-pass filter and then sampled at 1.5625 MHz. The relay uses these data to calculate fault location by means of the traveling-wave method. These data are also available in COMTRADE format. Traveling-wave COMTRADE files are labeled with a prefix of TW to differentiate traveling-wave COMTRADE files from high-resolution COMTRADE files, which have a prefix of HR).




Figure 7.14 SEL-411L Signal Processing

Duration of Data Captures and Event Reports

The SEL-411L stores high-resolution raw data and filtered data. The number of stored high-resolution raw data captures and event reports is a function of the amount of data contained in each capture. The relay stores at least 20 traveling-wave reports.

Table 7.13 lists the maximum number of data captures/event reports the relay stores in nonvolatile memory when ERDIG = S for various report lengths and sample rates. The relay automatically overwrites the oldest events with the newest events when the nonvolatile storage capacity is exceeded.

NOTE: Consider the total capture time when choosing a value for setting LER at the SRATE := 8 kHz. At LER := 3.0 the relay records at least 13 data captures when ERDIG = S. These and smaller LER settings are sufficient for most power system disturbances.

The relay stores high-resolution raw and filtered event data in nonvolatile memory. *Table 7.13* lists the storage capability of the SEL-411L for common event reports.

The lower rows of *Table 7.13* show the number of event reports the relay stores at the maximum data capture times for each SRATE sampling rate setting. Table entries are the maximum number of stored events; these can vary by 10 percent according to relay memory usage.

Table 7.13 Event Report Nonvolatile Storage Capability When ERDIG = S

Event Report Length	Maximum Number of Stored Reports			
	8 kHz	4 kHz	2 kHz	1 kHz
0.25 seconds	132	151	163	185
0.50 seconds	78	94	103	121
1.0 seconds	43	53	59	71
3.0 seconds	15	18	21	26
6.0 seconds	N/A	9	10	13
12.0 seconds	N/A	N/A	N/A	6

When the event report digital setting is set to include all Relay Word bits in the event report (ERDIG = A), the maximum number of stored reports is reduced, as shown in *Table 7.14*.

Table 7.14 Event Report Nonvolatile Storage Capability When ERDIG = A

Event Report Length	Maximum Number of Stored Reports			
	8 kHz	4 kHz	2 kHz	1 kHz
0.25 seconds	107	120	128	140
0.50 seconds	62	71	76	86
1.0 seconds	N/A	39	42	47
3.0 seconds	N/A	N/A	N/A	17
6.0 seconds	N/A	N/A	N/A	N/A
9.0 seconds	N/A	N/A	N/A	N/A
12.0 seconds	N/A	N/A	N/A	N/A

Traveling-Wave Oscillography

In addition to the raw data oscillography and event reports of filtered data available in other SEL-400 series relays, the SEL-411L includes traveling-wave data oscillography with a sampling rate of 1.5625 MHz.

Traveling-wave oscillography records power system signals that are in the kHz spectrum. These high-frequency signals originate from power system occurrences such as faults, switching transients, and lightning strikes.

Traveling-wave COMTRADE data files include traveling-wave current signals (TWIAW, TWIBW, TWICW, TWIAX, TWIBX, and TWICX) and traveling-wave fault detector bits (TWFDA, TWFDB, TWFDC, and TWFD). TWFD is the OR combination of the per-phase traveling-wave fault detector bits.

The relay stores traveling-wave data oscillography in binary format and uses COMTRADE file types to output these data:

- .HDR—header file
- .CFG—configuration file
- .DAT—high-resolution raw data file

.HDR File

The .HDR file contains summary information about the event in ASCII format along with traveling-wave settings and local traveling-wave peak information. *Figure 7.15* shows the COMTRADE header file.

```
Relay 1                                  Date: 08/21/2013  Time: 14:04:37.661
Station A                                Serial Number: 1131860535

Event: BG T              FLM: TW                              Time Source: HIRIG
TW Location:   94.47(mi) Z-Based Location:   97.36(ME)        From: LOCAL
Event Number: 10002      Shot 1P: 0   Shot 3P: 0        Freq: 60.00     Group: 1
Targets: INST COMM B_PHASE GND 87L 50PICUP
Breaker 1: CLOSED        Trip Time: 14:04:37.661
Breaker 2: CLOSED        Trip Time: 14:04:37.661
PreFault:     IA     IB     IC     IG    3I2       VA       VB       VC    V1mem
MAG(A/kV)      0      0      0      0      0    0.003    0.005    0.006    0.000
ANG(DEG)   138.0   48.4 -134.9  135.7  -47.7    156.7   -171.4    134.9    -52.4


Fault:
MAG(A/kV)      0   1610      0   1610    961   66.786   45.173   66.896   59.974
ANG(DEG)   104.0  160.4  179.9  160.4   40.4      0.0   -115.7    120.0      1.6

                87 Differential Currents
PreFault:     IA     IB     IC     IQ     IG
MAG(pu)     0.00   0.00   0.00   0.00   0.00
ANG(DEG)  -170.9 -157.0  -73.6  149.3 -140.8
```

Figure 7.15 COMTRADE Header File

```
Fault:
MAG(pu)     0.00   4.46   0.00   3.53   4.46
ANG(DEG)   139.2 -178.7  -28.5   29.5 -178.7

TW Fault Location Information
TPKA  = 21/08/2013,14:04:37.656871413
PPKA  = 0
PKOKA = 1
TPKB  = 21/08/2013,14:04:37.656871414
PPKB  = 1
PKOKB = 1
TPKC  = 21/08/2013,14:04:37.656871415
PPKC  = 0
PKOKC = 1
TWSPL = 2


TW Fault Detector Information
TWTSFD = 21/08/2013,14:04:37.656870028
TWTSFD_channel = BW
TWPOL  = 0, 1, 1, NA, NA, NA
IIRFO  = 10.350959, 10.350959, 10.350959, NA, NA, NA


TW Settings
TWIW : 1
TWIX : 0
CTRW = 100
CTRX = 100
Line Length Units (mi,km) : MI
Line Length for TW Fault Location (0.20-1000) : 189.03
Secondary Cable Length in Yards (0-2000) : 150
Propagation Vel.(pu in Speed of Light) (0.10000-1) : 0.99081
Internal Fault Condition for TWFL (SELogic Eq.) = (COMPRM OR 87OP) AND TRIP
```

Figure 7.15 COMTRADE Header File (Continued)

The header includes the following traveling-wave information. (This information is only available if the event capture is associated with the assertion of Relay Word bit FLTINT.)

- TPKϕ: Traveling-wave peak time stamp (date, time), where ϕ represents phase A, B, C
- PPKϕ: Traveling-wave peak polarity (1 = positive, 0 = negative)
- PKOKϕ: Traveling-wave peak validity (1 = valid peak present, 0 = no valid peak present)
- TWSPL: Phase selected for traveling-wave calculations (1 = A-Phase, 2 = B-Phase, 3 = C-Phase)
- TWTSFD: Time stamp when the relay detected the traveling wave. TWTSFD displays a value when the relay detects a traveling wave on any phase. TWTSFD = NA if the relay did not detect a traveling wave.
- TWTSFD_channel: The phase and current terminal associated with the time stamp. TWTSFD_channel has the format of *x*, *y,* where *x* is the phase and *y* is the current terminal. The current terminal the report displays is the current terminal configured for traveling-wave fault location on which the relay detected the first incidence of the traveling wave. For example, if a wave was first detected on B-Phase, Terminal W, then TWTSFD_channel = BW.
- TWPOL: Polarity of the traveling-wave currents on channel W and X when the relay detects a traveling wave on any phase. (1 = positive, 0 = negative). If the relay did not detect a traveling wave, or if a particular current channel was not configured for traveling-wave fault location, then TWPOL is NA. For example, if only Terminal W was configured for traveling-wave fault location (by setting TWCOMI = N or TWALTI = 0), then TWPOL is NA for Terminal X.

- IRRFO: IRR filter outputs for channels W and X when the relay detects a traveling wave on any phase. If the relay did not detect a traveling wave, or if a particular current channel was not configured for traveling-wave fault location, then IRRFO is NA. For example, if only Terminal W was configured for traveling-wave fault location (by setting TWCOMI = N or TWALTI = 0), then IRRFO is NA for Terminal X.

The relay uses the traveling-wave method to calculate the fault location if a 64 kbps channel is available. If your installation does not include 87L current differential protection (or the channel is unavailable), use the local and remote peak information to compute the fault location manually (see *Example 7.1*).

Example 7.1

Assume you collected the following B-Phase information from the remote end's header information:

TPKB (peak time stamp) = **21/08/2013,14:04:37.656356294**

TWSPL (selected phase) = **2**

Use the following information from the local relay header file (see *Figure 7.15*):

TWLL = Line Length for TW Fault Location **(0.2-1000) : 189.03**

TPKL = **14:04:37.656871414** (Use the B-Phase value because TWSPL = **2**)

TPKR = **14:04:37.656356294** (Use the B-Phase value because TWSPL = **2**)

LPVEL = Propagation Vel. in pu of Speed of Light **(0.1-1) : 0.99081**

C = **186282.397** mi/sec (because the Line Length Units [mi,km] = MI)

NOTE: If Line Length Units (mi,km) = KM, use C = 299792.458 km/sec

Use *Equation 5.65 on page 5.164* and calculate the fault location as follows:

FL = **(TWLL / 2) + (TPKL - TPKR) • C • (LPVEL / 2)**

FL = **(189.03/ 2) + (14:04:37.656871414 - 14:04:37.656356294) • 186282.397 • (0.99081/2)**

FL = **142.053 mi**

Generating Traveling-Wave (TW) Data Oscillograms

The trigger event method described in *Triggering Data Captures and Event Reports on page 9.6 in the SEL-400 Series Relays Instruction Manual* can be used to trigger TW COMTRADE reports. For each trigger, the relay records high-resolution and traveling-wave COMTRADE reports. These two types of reports (HR and TW) will have the same index number.

Retrieving TW Data Oscillograms

Use a computer terminal emulation program and the **FILE** commands at any communications port to retrieve the stored TW data capture from the relay file structure. You can also use QuickSet.

Visualizing TW Data Oscillograms

Many programs read the binary TW COMTRADE files. The SEL-5601 software can read the binary TW COMTRADE files and display the time stamp in nanosecond resolution. *Figure 7.16* shows an example of a TW COMTRADE file using SEL-5601.




Figure 7.16 Example Traveling-Wave Oscillogram

Event Reports, Event Summaries, and Event Histories

See *Event Reports, Event Summaries, and Event Histories on page 9.13 in the SEL-400 Series Relays Instruction Manual* for an overview of event reports, event summaries, and event histories. This section describes the characteristics of these that are unique to the SEL-411L.

Base Set of Relay Word Bits

The following Relay Word bits are always included in 8 kHz oscillography and compressed event reports: 87LA, 87LB, 87LC, 87LG, 87LQ, TPA, TPB, TPC, Z1P, Z2P, Z3P, Z4P, Z2PT, Z3PT, Z4PT, Z1G, Z2G, Z3G, Z4G, Z2GT, Z3GT, Z4GT, VPOLV, ZLOAD, LOP, OSB, OST, 3PO, SPO, 32QF, 32QR, 32GF, 32GR, SOTFT, 50P1, 67G1, 67G2, 67G3, 67G2T, 67G3T, 67Q1, 67Q2, 67Q2, 67Q2T, 67Q3T, 51T01, 51T02, 51T03, PT, Z3RB, KEY, COMPRM, BK1RS, BK2RS, BK1LO, BK2LO, BK1CL, BK2CL, 25A1BK1, 25A1BK2, BFTRIP1, FBF1, BFTRIP2, FBF2, RMB*n*A, TMB*n*A, ROKA, RBADA, CBADA, LBOKA, ANOKA, DOKA, PSV0*n*, PLT0*n*, PCT0*n*Q, 87C1BCH, 87C2BCH, 87C3BCH, 87HSB (*n* = 1–8).

If time-based synchronization (87CH*n*SN = T) is on any of the 87L channels, the following Relay Word bits should be added to the event report digitals setting:

TSOK, 87TOK, 87CH*p*SN, 87CH*p*TS, 87CH*p*FB, ETL*p*, (*p* = 1–3).

Event Reports

Report Header and Analog Section of the Event Report

The first portion of an event report is the report header and the analog section. The relay has two analog sections, the standard fixed analog section and a separate differential report. See *Figure 7.17* for the location of items included in a sample analog section of an event report. If you want to view only the analog portion of an event report, use the **EVE A** command.

The report header is the standard relay header listing the relay identifiers, date, and time. Report headers help you organize report data. Each event report begins with information about the relay and the event. The report lists the RID setting (Relay ID) and the SID setting (Station ID). The FID string identifies the relay model, flash firmware version, and the date code of the firmware. The relay reports a date and time stamp to indicate the internal clock time when the relay triggered the event. The relay reports the firmware checksum as CID.

The event report column labels follow the header. The data underneath the analog column labels contain samples of power system voltages and currents in primary kilovolts and primary amperes, respectively. These quantities are instantaneous values scaled by $\sqrt{2}/2$ (0.707) and are described in *Table 7.15*.

```
Relay 1                                    Date: 03/15/2001  Time: 23:30:49.026
  Station A                                  Serial Number: 2001001234
  FID=SEL-411L-R101-V0-Z001001-D20010315      Event Number = 10007     CID=0x3425

Currents (Amps Pri)            Voltages (kV Pri)
     IA     IB     IC     IG     VA     VB     VC    VS1    VS2  V1mem

[1]
   -267    167     44    -56 -288.0  337.7  -47.8  215.3  144.9 -287.9
    -76   -203    241    -37 -223.7 -138.4  361.3 -290.5  331.3 -223.7
    266   -166    -45     55  288.2 -337.5   47.5 -215.2 -145.0  288.1
     76    202   -242     36  223.4  138.7 -361.4  290.5 -331.2  223.5
                                    •
                                    •
                                    •
[6]
   -269    167     46    -56 -289.3  336.9  -45.8  215.5  144.7 -289.4
    -74   -202    240    -35 -222.2 -140.2  361.5 -290.2  331.4 -221.8
    268   -165    -45     57  289.4 -336.7   45.6 -215.4 -144.6  289.5
     93    151   -888   -643  221.1  133.5 -335.0  290.2 -331.4  220.8

[7]
   -208   2701  -3760  -1267 -288.7  293.7  -24.1  215.5  144.5 -286.3
   -146   2941    173   2968 -219.6  -87.6  261.6 -290.1  331.4 -214.0>

    134  -5748   8310   2696  286.9 -232.4    3.5 -215.6 -144.4  273.3
    179  -6677   1811  -4688  219.8   47.4 -214.2  290.0 -331.5  202.8
[8]
   -125   5661  -8506  -2971 -286.1  213.6   -3.8  215.8  144.2 -256.5
   -177   6857  -1950   4730 -220.8  -46.9  214.2 -289.9  331.6 -193.2*

    129  -5508   8382   3003  286.9 -213.8    3.6 -216.0 -144.0  243.9
    174  -6726   1839  -4712  220.4   47.2 -214.2  289.8 -331.6  185.9
[9]
   -128   5623  -8479  -2984 -287.1  213.9   -3.5  216.1  143.8 -234.5
   -173   6821  -1924   4724 -219.8  -47.3  214.0 -289.7  331.7 -180.4
    126  -5540   8404   2990  286.6 -213.7    3.5 -216.3 -143.7  227.3
    177  -6749   1860  -4713  220.0   47.4 -212.9  289.6 -331.8  176.2

[10]
   -126   4616  -6204  -1714 -282.9  178.6   41.9  216.4  143.5 -222.1
   -106   4288  -1047   3135 -231.6  -64.5   95.3 -289.4  331.9 -162.6
     65  -1722   1878    221  140.2  -72.1  -43.6 -216.6 -143.3  194.6
     16   -807      4   -786  105.1   41.3   10.5  289.2 -332.0  130.7
[11]
     -1     -1     -2     -5   13.8    1.1    0.3  216.8  143.1 -147.1
      2      3      4      9   54.8   -0.7   -0.3 -289.1  332.1  -93.5

      1      1      2      5   -8.1   -1.6   -1.1 -217.0 -142.8  109.8
     -2     -2     -3     -8  -58.2    0.2    0.2  289.0 -332.2   65.3
```

Header and Firmware ID

One Cycle of Data

Trigger

Largest Current (to Event Summary)

Circuit Breaker Open

Figure 7.17 Fixed Analog Section of the Event Report

Table 7.15 Event Report Metered Analog Quantities (Sheet 1 of 2)

Quantity	Description
IA	Instantaneous filtered line current, A-Phase
IB	Instantaneous filtered line current, B-Phase
IC	Instantaneous filtered line current, C-Phase
IG	Instantaneous filtered line current, residual (or ground)

Table 7.15 Event Report Metered Analog Quantities (Sheet 2 of 2)

Quantity	Description
VA	Instantaneous filtered A-Phase voltage
VB	Instantaneous filtered B-Phase voltage
VC	Instantaneous filtered C-Phase voltage
VS1	Instantaneous filtered synchronization Source 1 voltage
VS2	Instantaneous filtered synchronization Source 2 voltage
V1Mem	Instantaneous memorized positive-sequence polarization voltage

Figure 7.17 contains selected data from the analog section of a 4-samples/cycle event report for a fault on a line. The bracketed numbers at the left of the report (for example, [11]) indicate the cycle number; *Figure 7.17* presents eleven cycles of 4-samples/cycle data.

The trigger row includes a > character following immediately after the V1Mem column to indicate the trigger point. This is the dividing point between the pre-fault or PRE time and the fault or remainder of the data capture.

The row that the relay uses for the currents in the event summary is the row with the largest current magnitudes; the relay marks this row on the event report with an asterisk (*) character immediately after the V1Mem column. The (*) takes precedence over the > if both occur on the same row in the analog section of the event report.

Table 7.16 87L Event Report Analog Quantities (Sheet 1 of 2)

Analog Qty	Description	Units
IAL	Filtered total local aligned current phasor, A-Phase	p.u.
IBL	Filtered total local aligned current phasor, B-Phase	p.u.
ICL	Filtered total local aligned current phasor, C-Phase	p.u.
IQL	Filtered total local aligned negative-sequence current phasor	p.u.
IGL	Filtered total local aligned zero-sequence current phasor	p.u.
IAR1	Terminal 1, filtered total remote current, A-Phase	p.u.
IBR1	Terminal 1, filtered total remote current, B-Phase	p.u.
ICR1	Terminal 1, filtered total remote current, C-Phase	p.u.
IQR1	Terminal 1, filtered total negative-sequence current	p.u.
IGR1	Terminal 1, filtered total zero-sequence current	p.u.
IAR2	Terminal 2, filtered total remote current, A-Phase	p.u.
IBR2	Terminal 2, filtered total remote current, B-Phase	p.u.
ICR2	Terminal 2, filtered total remote current, C-Phase	p.u.
IQR2	Terminal 2, filtered total negative-sequence current	p.u.
IGR2	Terminal 2, filtered total zero-sequence current	p.u.
IAR3	Terminal 3, filtered total remote current, A-Phase	p.u.
IBR3	Terminal 3, filtered total remote current, B-Phase	p.u.
ICR3	Terminal 3, filtered total remote current, C-Phase	p.u.
IQR3	Terminal 3, filtered total negative-sequence current	p.u.
IGR3	Terminal 3, filtered total zero-sequence current	p.u.
DIA	Filtered differential current phasor, A-Phase	p.u.

Table 7.16 87L Event Report Analog Quantities (Sheet 2 of 2)

Analog Qty	Description	Units
DIB	Filtered differential current phasor, B-Phase	p.u.
DIC	Filtered differential current phasor, C-Phase	p.u.
DIQ	Filtered negative-sequence differential current (3I2) phasor	p.u.
DIG	Filtered zero-sequence differential current (3I0) phasor	p.u.
IARST	Fundamental frequency-restraining current, A-Phase	p.u.
IBRST	Fundamental frequency-restraining current, B-Phase	p.u.
ICRST	Fundamental frequency-restraining current, C-Phase	p.u.
IQRST	Negative-sequence restraining current (3I2)	p.u.
IGRST	Zero-sequence restraining current (3I0)	p.u.
87KA	Ratio of the equivalent alpha plane, A-Phase	
87KB	Ratio of the equivalent alpha plane, B-Phase	
87KC	Ratio of the equivalent alpha plane, C-Phase	
87KQ	Ratio of the equivalent alpha plane, negative-sequence	
87KG	Ratio of the equivalent alpha plane, zero-sequence	
87APAA	Angle of the equivalent alpha plane, A-Phase	Degrees
87APAB	Angle of the equivalent alpha plane, B-Phase	Degrees
87APAC	Angle of the equivalent alpha plane, C-Phase	Degrees
87APQ	Angle of the equivalent alpha plane, negative-sequence	Degrees
87APG	Angle of the equivalent alpha plane, zero-sequence	Degrees
87KHRA	Ratio of the equivalent harmonic-restrained alpha plane, A-Phase	
87KHRB	Ratio of the equivalent harmonic-restrained alpha plane, B-Phase	
87KHRC	Ratio of the equivalent harmonic-restrained alpha plane, C-Phase	
87HRAA	Angle of the equivalent harmonic-restrained alpha plane, A-Phase	Degrees
87HRAB	Angle of the equivalent harmonic-restrained alpha plane, B-Phase	Degrees
87HRAC	Angle of the equivalent harmonic-restrained alpha plane, C-Phase	Degrees

Digital Section of the Event Report

The second portion of an event report is the digital section. Inspect the digital data to evaluate relay element response during an event. See *Figure 7.18* for the locations of items in a sample event report digital section. If you want to view only the digital portion of an event report, use the **EVE D** command. In the digital portion of the event report, the relay indicates deasserted elements with a period (.) and asserted elements with an asterisk (*) character.

The element and digital information labels are single character columns. Read these columns from top to bottom. The trigger row includes a > character following immediately after the last digital element column to indicate the trigger point. The relay marks the row used to report the maximum fault current with an asterisk (*) character at the right of the last digital element column. Event reports that are 4-samples/cycle reports show the OR combination of digital elements in the two 8-samples/cycle rows to make the quarter-cycle entry.

The digital report arranges the event report digital settings into 79 column pages. For every 79 columns, the relay generates a new report that follows the previous report.

The report displays the digital label header for each column in a vertical fashion, aligned on the last character. For example, if the first digital section elements are IN201, #, RMBA5, Z2P, LBOKA, #, OUT203, OUT204, and HALARM, the header appears as in *Figure 7.19*. If the Relay Word bits included in the header were assigned aliases, the alias names appear in the report.

```
                                                                                  22 B B
                                                                                C 55 F F
                          VZ             S      66     66  55    O BBBBBB AA T T
          MMM      ZZZ PL        3333 O5 666 77 666 77 511  Z M KKKKKK 11 RFRF
   TTT MMMM 234 ZZZZ 234 OOL OO 3S 2222 T0 777 GG 777 QQ 1SS  3KP 121212 BB IBIB
   PPP 1234 PPP 1234 GGG LAO SS PP QQGG FP GGG 23 QQQ 23 S11 PRER RRLLCC KK PFPF
   ABC PPPP TTT GGGG TTT VDP BT OO FRFR T1 123 TT 123 TT 1TR TBYM SSOOLL 12 1122
[1]
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
                                        •
                                        •
                                        •
[6]
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
[7]
   *** **.. ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....>
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[8]
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....*
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[9]
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[10]
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** .... ... .... ... *.. .. .* .... .. ... .. ... .. ... .... ...... .. ....
   *** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
[11]
   *** .... ... .... ... *.. .. *. *.*. .. ... .. ... .. ... .... ...... .. ....
   *** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
   *** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
   *** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
```

Digital Column Labels

One Cycle of Data

Trigger

Values used in the Event Summary

Circuit Breaker Open

Figure 7.18 Digital Section of the Event Report




Figure 7.19 Sample Digital Portion of the Event Report

Example 7.2 Reading the Digital Portion of the Event Report

This example shows how to read the digital event report shown in *Figure 7.18*. The sample digital event report shows seven cycles of 4-samples/cycle data for a BCG fault that trips a single-pole-capable circuit breaker.

In this particular report, the mho phase-distance elements Z1P and Z2P pick up in the first sample of Cycle [7]. The relay asserts the tripping Relay Word bits TPA, TPB, and TPC when the distance elements operate because of programming in the TR (Unconditional Tripping) SELOGIC control equation.

In the next reported sample (the second sample of Cycle [7]), the digital event report shows that the relay has asserted the negative-sequence directional element, 32QF, and the ground directional element, 32GF.

Approximately three cycles later, the digital event report shows that the circuit breaker has tripped. In Cycle [10], Relay Word bit SPO indicates that the relay has detected a single-pole open; one of the poles of the circuit breaker has opened. The remaining poles open and the relay asserts Relay Word bit, 3PO, (Three-Pole Open). Note that the relay polarizing voltage for element security, VPOLV, is always available.

Event Summary Section of the Event Report

The third portion of an event report is the summary section. See *Figure 7.20* for the locations of items included in a sample summary section of an event report. If you want to exclude the summary portion from an event report, use the **EVE NSUM** command.

The information in the summary portion of the event report is the same information in the event summary, except that the report header does not appear immediately before the event information when you view a summary in the event report.

```
Event: TRIP   Location: $$$$.$$      From: LOCAL     FLM: SE  Time Source: OTHER
Event Number: 10030      Shot 1P: 0   Shot 3P: 0        Freq: 60.00     Group: 1
Targets: INST COMM 87L
Breaker 1: CLOSED        Trip Time: 11:18:49.016
Breaker 2: NA

PreFault:     IA     IB     IC     IG    3I2       VA       VB       VC    V1mem
MAG(A/kV)    426    426    427      1      0  286.420  286.638  286.302  286.453
ANG(DEG)     1.3 -118.7  121.3  130.6  -99.2      0.0   -120.0    120.0      0.0

Fault:
MAG(A/kV)    426    426    427      1      1  286.397  286.632  286.298  286.450
ANG(DEG)     1.3 -118.7  121.3  106.1  -92.6      0.0   -120.0    120.0      0.0

                87 Differential Currents

PreFault:     IA     IB     IC     IQ     IG
MAG(pu)     0.36   0.35   0.36   0.00   0.00
ANG(DEG)     1.4 -118.9  120.9   92.9   59.5

Fault:
MAG(pu)     0.00   0.00   0.00   0.00   0.00
ANG(DEG)   -20.6  -20.6  -20.6  -20.6  -20.6
```

Event Information

Prefault Data

Fault Data

Line Current Differential Status

Figure 7.20 Summary Section of the Event Report

Event Summary

You can retrieve a summary version of stored event reports as event summaries. These short-form reports present vital information about a triggered event. The relay generates an event in response to power system faults and other trigger events. See *Figure 7.21* for a sample event summary.

```
=>>SUM <Enter>

  Relay 1                                Date: 08/21/2013  Time: 14:04:37.661
  Station A                              Serial Number: 1131860535

  Event: BG T              FLM: TW                            Time Source: HIRIG
  TW Location:   94.47(mi) Z-Based Location:   97.36(ME)      From: LOCAL
  Event Number: 10002      Shot 1P: 0   Shot 3P: 0        Freq: 60.00     Group: 1

  Targets: INST COMM B_PHASE GND 87L 50PICUP
  Breaker 1: CLOSED        Trip Time: 14:04:37.661
  Breaker 2: CLOSED        Trip Time: 14:04:37.661

  PreFault:     IA     IB     IC     IG    3I2       VA       VB       VC    V1mem
  MAG(A/kV)      0      0      0      0      0    0.003    0.005    0.006    0.000
  ANG(DEG)   138.0   48.4 -134.9  135.7  -47.7    156.7   -171.4    134.9    -52.4

  Fault:
  MAG(A/kV)      0   1610      0   1610    961   66.786   45.173   66.896   59.974
  ANG(DEG)   104.0  160.4  179.9  160.4   40.4      0.0   -115.7    120.0      1.6

               87 Differential Currents
  PreFault:     IA     IB     IC     IQ     IG
  MAG(pu)     0.00   0.00   0.00   0.00   0.00
  ANG(DEG)  -170.9 -157.0  -73.6  149.3 -140.8

  Fault:
  MAG(pu)     0.00   4.46   0.00   3.53   4.46
  ANG(DEG)   139.2 -178.7  -28.5   29.5 -178.7

=>>
```

Report Header

Event Information

Circuit Breaker Status

Prefault Data

Fault Data

Line Current Differential Status

Figure 7.21 Sample Event Summary Report

The event summary contains the following information:

- Standard report header
  - Relay and terminal identification
  - Event date and time
- Event type
- Location of fault (if applicable)
- FLM
  - Traveling wave
  - Single-ended
  - Multi-ended
- Time source (HIRIG or OTHER)
- Event number
- Recloser shot counter at the trigger time
- System frequency
- Active group at trigger time
- Targets
- Circuit breaker trip and close times; and auxiliary contact(s) status
- Prefault and fault voltages, currents, and sequence current (from the event report row with the largest current)
- MIRRORED BITS communications channel status (if enabled)

The relay derives the summary target information and circuit breaker trip and close times from the rising edge of relevant Relay Word bits during the event. If no trip or circuit breaker element asserted during the event, the relay uses the last row of the event.

Fault location data can be indeterminate (for example, when there is no fault on the power system). If this is the case, the relay displays "$$$$.$$" for the Location entry in the event summary. You will also see the "$$$$.$$" display if the fault location enable setting EFLOC = N.

The relay reports the event type according to the output of the fault location algorithm. *Table 7.17* lists event types in fault reporting priority. Fault event types (AG, BG, and BCG, for example) have reporting priority over indeterminate fault events. For example, you can trigger an event when there is no fault condition on the power system by using the **TRI** command. In this case, when there is no fault, the relay reports the event type as TRIG.

Table 7.17 Event Types

Event	Event Trigger
AG, BG, CG, ABC, AB, BC, CA, ABG, BCG, CAG	The relay reports phase involvement. If Relay Word bit TRIP asserts at any time during the event, the relay appends a T to the phase (AG T, for example).
TRIP	The event report includes the rising edge of Relay Word bit TRIP, but phase involvement is indeterminate.
ER	The relay generates the event with elements in the SELOGIC control equation ER, but phase involvement is indeterminate.
TRIG	The relay generates the event in response to the **TRI** command.

Event History

The event history gives you a quick look at recent relay activity. The relay labels each new event with a unique number from 10000 to 42767. (At 42767 the relay returns to 10000 for the next event number and then continues to increment.) See *Figure 7.22* for a sample event history.

The event history contains the following:

- Standard report header
  - Relay and terminal identification
  - Date and time of report
- Event number
- Event date and time
- Event type
- Location of fault (if applicable)
- Maximum phase current from summary fault data
- Active group at the trigger instant
- Targets

Figure 7.22 is a sample event history from a terminal.

NOTE: The relay displays the traveling-wave information in the LOCAT field if the fault location method (FLM) is traveling wave (TW). If FLM is not TW, then the relay displays the results of the impedance-based fault location calculations.

```
Relay 1                                          Date: 03/16/2001  Time: 11:57:27.803
Station A                                        Serial Number: 2001001234

#       DATE        TIME      EVENT  LOCAT   CURR GRP TARGETS
10007 03/15/2001 23:30:49.026 BCG T  48.17   8892  1  INST TIME ZONE_1 B_PHASE
10006 03/15/2001 07:15:00.635 ABC T  22.82   8203  1  INST ZONE_1 A_PHASE bk1ra
10005 03/15/2001 06:43:53.428  TRIG $$$$.$$     0  1

 Event                          Event   Fault    Active
Number                          Type  Location  Group
```

Figure 7.22 Sample Event History

Fault location data can be indeterminate (for example, when you trigger an event and there is no fault on the power system). If this is the case, the relay displays $$$$.$$ for the Location entry in the event history. You will also see the $$$$.$$ display if the fault location enable setting EFLOC is N.

The event types in the event history are the same as the event types in the event summary (see *Table 7.17* for event types).

This page intentionally left blank

SECTION 8

Settings

⚠WARNING
Isolate the relay trip circuits while changing settings. When changing settings for multiple classes, it is possible to be in an intermediate state that will cause an unexpected trip.

Section 12: Settings in the SEL-400 Series Relays Instruction Manual describes common platform settings. This section describes settings and settings defaults that are unique to the SEL-411L relay.

The relay hides some settings based upon the state of other settings. For example, if you set an enable setting to OFF (disabling the function), then the relay hides all settings associated with that function.

The settings prompts in this section are similar to the ASCII terminal and ACSELERATOR QuickSet SEL-5030 Software prompts. The prompts in this section are unabbreviated and show all possible setting options.

For information on using settings in protection and automation, see the examples in *Section 6: Protection Application Examples*. The section contains information on the following settings classes.

- *Alias Settings on page 8.2*
- *Global Settings on page 8.2*
- *Port 87 Settings on page 8.10*
- *Breaker Monitor Settings on page 8.12*
- *Group Settings on page 8.14*
- *Protection Freeform SELOGIC Control Equations on page 8.44*
- *Automation Freeform SELOGIC Control Equations on page 8.44*
- *Output Settings on page 8.44*
- *Front-Panel Settings on page 8.45*
- *Report Settings on page 8.48*
- *Port Settings on page 8.48*
- *DNP3 Settings—Custom Maps on page 8.48*
- *Bay Settings on page 8.48*
- *Notes Settings on page 8.50*

Alias Settings

See *Section 12: Settings in the SEL-400 Series Relays Instruction Manual* for a complete description of alias settings. *Table 8.1* lists the default alias settings for the SEL-411L.

Table 8.1 Default Alias Settings

Label	Default Value
EN	RLY_EN
TLED_1	INST
TLED_2	TIME
TLED_3	COMM
TLED_4	SOTF
TLED_5	ZONE_1
TLED_6	ZONE_2
TLED_7	ZONE_3
TLED_8	ZONE_4
TLED_9	A_PHASE
TLED_10	B_PHASE
TLED_11	C_PHASE
TLED_12	GND
TLED_13	87L
TLED_14	87L_LST
TLED_15	87L_ALM
TLED_16	N_A
TLED_17	79_RST
TLED_18	79_LO
TLED_19	79_CYC
TLED_20	25_SYNC
TLED_21	50PICUP
TLED_22	51PICUP
TLED_23	LOPTN
TLED_24	IRIGLCK

Global Settings

Table 8.2 Global Settings Categories (Sheet 1 of 2)

Settings	Reference
General Global Settings	*Table 8.3*
Global Enables	*Table 8.4*
Station DC1 Monitor (and Station DC2 Monitor)	*Table 8.5*
Control Inputs (Global)	*Table 8.6*

Table 8.2 Global Settings Categories (Sheet 2 of 2)

Settings	Reference
Interface Board #1 Control Inputs	*Table 8.7*
Interface Board #2 Control Inputs	*Table 8.8*
Interface Board #3 Control Inputs	*Table 8.9*
Settings Group Selection	*Table 8.10*
Frequency Estimation	*Table 8.11*
Time-Error Calculation	*Table 8.12*
Current and Voltage Source Selection	*Table 8.13*
Synchronized Phasor Measurement	N/A
Time and Date Measurement	*Table 8.19*
Data Reset Controls	*Table 8.20*
DNP	*Table 8.21*
Open Phase Logic	*Table 8.22*

Table 8.3 General Global Settings

Label	Prompt	Default Value
SID	Station Identifier (40 characters)	Station A
RID	Relay Identifier (40 characters)	Relay 1
CONAM	Company Name (5 characters)[a]	abcde
NUMBK	Number of Breakers in Scheme (1, 2)	1
BID1	Breaker 1 Identifier (40 characters)	Breaker 1
BID2	Breaker 2 Identifier (40 characters)	Breaker 2
NFREQ	Nominal System Frequency (50, 60 Hz)	60
PHROT	System Phase Rotation (ABC, ACB)	ABC
FAULT	Fault Condition Equation SELOGIC Equation)	50P1 or 51S01 or Z2P or Z2G or Z3P or Z3G or 87LP or 87LQ or 87LG

[a] Allow all printable characters except ? "" / \ < > * | : ; [ ] $ % { }".

Table 8.4 Global Enables

Label	Prompt	Default Value
EDCMON	Station DC Battery Monitor (N, 1, 2)	N
EICIS	Independent Control Input Settings (Y, N)	N
EDRSTC	Data Reset Control (Y, N)	N
EGADVS	Advanced Global Settings (Y, N)	N
EPMU	Synchronized Phasor Measurement (Y, N)	N
EINVPOL	Enable Invert Polarity (OFF or combo of terminals)[a, b]	OFF

[a] Any combination of Terminals V, Z, W, or X and A-, B-, or C-Phases. Example setting: WA,WB,X inverts polarity on CT A- and B-Phases of Terminal W and all phases of Terminal X.

[b] Cannot set from front-panel HMI.

Make *Table 8.5* settings when Global enable setting EDCMON := 1 or 2. These settings are hidden when EDCMON := N.

Table 8.5 Station DC1 Monitor (and Station DC2 Monitor)

Label[a]	Prompt	Default Value
DC1LFP	Low Level Fail Pickup (OFF, 15–300 Vdc)	100
DC1LWP	Low Level Warn Pickup (OFF, 15–300 Vdc)	127
DC1HWP	High Level Warn Pickup (OFF, 15–300 Vdc)	137
DC1HFP	High Level Fail Pickup (OFF, 15–300 Vdc)	142
DC1RP	Peak to Peak AC Ripple Pickup (1–300 Vac)	9
DC1GF	Ground Detection Factor (1.00–2.00)	1.05

[a] Replace 1 with 2 in the setting label for DC2 monitor settings.

Make *Table 8.6* settings when Global enable setting EICIS := N.

Table 8.6 Control Inputs

Label	Prompt	Default Value	Increment
IN2XXD[a]	Int Board #1 Debounce Time (0.0000–5 cyc[b])	0.1250	0.0001
IN3XXD[c]	Int Board #2 Debounce Time (0.0000–5 cyc[b])	0.1250	0.0001
IN4XXD[d]	Int Board #3 Debounce Time (0.0000–5 cyc[b])	0.1250	0.0001

[a] Setting applies to all Interface Board #1 input contacts.
[b] If the interface board has more than eight input contacts, the upper range is 1 cycle.
[c] Setting applies to all Interface Board #2 input contacts.
[d] Setting applies to all Interface Board #3 Input contacts.

Make *Table 8.7* settings for Interface Board #1 when Global enable setting EICIS := Y.

Table 8.7 Interface Board #1 Control Inputs

Label	Prompt	Default Value	Increment
IN201PU	Input IN201 Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.0001
IN201DO	Input IN201 Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.0001
•	•	•	•
•	•	•	•
•	•	•	•
IN2*mm*PU[c]	Input IN2*mm*c Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.0001
IN2*mm*DO[c]	Input IN2*mm*c Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.0001

[a] If the interface board has more than eight input contacts, the upper range is 1 cycle.
[b] Set to Global setting IN2XXD when EICIS := N.
[c] *mm* is the number of available input contacts on the interface board.

Make *Table 8.8* settings for Interface Board #2 when Global enable setting EICIS := Y.

Table 8.8 Interface Board #2 Control Inputs (Sheet 1 of 2)

Label	Prompt	Default Value	Increment
IN301PU	Input IN301 Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
IN301DO	Input IN301 Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
•	•	•	•
•	•	•	•
•	•	•	•

Table 8.8 Interface Board #2 Control Inputs (Sheet 2 of 2)

Label	Prompt	Default Value	Increment
IN3*mm*PU[c]	Input IN3*mm*[c] Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
IN3*mm*DO[c]	Input IN3*mm*[c] Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.001

[a] If the interface board has more than eight input contacts, the upper range is 1 cycle.
[b] Set to Global setting IN3XXD when EICIS := N.
[c] *mm* is the number of available input contacts on the interface board.

Make *Table 8.9* settings for Interface Board #3 when Global enable setting EICIS := Y.

Table 8.9 Interface Board #3 Control Inputs

Label	Prompt	Default Value	Increment
IN401PU	Input IN401 Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
IN401DO	Input IN401 Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
• • •	• • •	• • •	• • •
IN4*mm*PU[c]	Input IN4*mm*[c] Pickup Delay (0.0000–5 cyc[a])	0.1250[b]	0.001
IN4*mm*DO[c]	Input IN4*mm*[c] Dropout Delay (0.0000–5 cyc[a])	0.1250[b]	0.001

[a] If the interface board has more than eight input contacts, the upper range is 1 cycle.
[b] Set to Global setting IN3XXD when EICIS := N.
[c] *mm* is the number of available input contacts on the interface board.

Table 8.10 Settings Group Selection

Label	Prompt	Default Value
SS1	Select Setting Group 1 (SELOGIC Equation)	PB3 AND NOT SG1
SS2	Select Setting Group 2 (SELOGIC Equation)	PB3 AND SG1
SS3	Select Setting Group 3 (SELOGIC Equation)	0
SS4	Select Setting Group 4 (SELOGIC Equation)	0
SS5	Select Setting Group 5 (SELOGIC Equation)	0
SS6	Select Setting Group 6 (SELOGIC Equation)	0
TGR	Group Change Delay (0–54000 cycles)	180

Make *Table 8.11* settings when Global enable setting EGADVS := Y.

Table 8.11 Frequency Estimation (Sheet 1 of 2)

Label	Prompt	Default Value
EAFSRC	Alternate Frequency Source (SELOGIC Equation)	NA
VF01	Local Frequency Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY
VF02	Local Frequency Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBY
VF03	Local Frequency Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCY
VF11	Alternate Frequency Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO

Table 8.11 Frequency Estimation (Sheet 2 of 2)

Label	Prompt	Default Value
VF12	Alternate Frequency Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO
VF13	Alternate Frequency Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO

Table 8.12 Time-Error Calculation

Label	Prompt	Default Value
STALLTE	Stall Time-Error Calculation (SELOGIC Equation)	NA
LOADTE	Load TECORR Factor (SELOGIC Equation)	NA

See *Current and Voltage Source Selection on page 5.144* for more information on *Table 8.13* settings.

Table 8.13 Current and Voltage Source Selection

Label	Prompt	Default Value
ESS	Current and Voltage Source Selection (Y, N, 1, 2, 3, 4)	N
LINEI	Line Current Source (IW, COMB)	IW
ALINEI	Alternate Line Current Source (IX, NA)	NA
ALTI	Alternate Current Source (SELOGIC Equation)	NA
BK1I	Breaker 1 Current Source (IW, IX, NA)	IW
BK2I	Breaker 2 Current Source (IX, COMB, NA)	NA
IPOL	Polar. Current (IAX, IBX, ICX, NA)	NA
ALINEV	Alternate Line Voltage Source (VZ, NA)	NA
ALTV	Alternate Voltage Source (SELOGIC Equation)	NA

Make *Table 8.14* settings when Global enable setting EPMU := Y.

Table 8.14 Synchronized Phasor Configuration Settings

Setting	Setting Prompt	Default
MFRMT	Message Format (C37.118, FM)	C37.118
MRATE[a]	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60)[b]	2
PMAPP	PMU Application (F, N, 1)[c]	N
PMLEGCY[a]	Synchrophasor Legacy Settings (Y, N)	N
NUMPHDC[a, d]	Number of Data Configurations (1–5)	1
PMSTN*q*[a, e]	Station Name (16 characters)	STATION A
PMID*q*[a, e]	PMU Hardware ID (1–65534)	1
PHVOLT[f]	Include Voltage Terminal (combo of Y, Z)	Y
PHDATAV[f]	Phasor Data Set, Voltages (V1, PH, ALL, NA)	V1
PHCURR[f]	Include Current Terminal (combo of W, X, S)	W
PHDATAI[f]	Phasor Data Set, Currents (I1, PH, ALL, NA)	NA

[a] Only available in MFRMT = C37.118.
[b] If NFREQ = 50 then the range is 1, 2, 5, 10, 25, 50.
[c] Option 1 is available only if MRATE = 60.
[d] Only available if PMLEGCY = N.
[e] *q* = 1–NUMPHDC. If PMLEGACY = Y, then these two settings become PMSTN and PMID.
[f] Only available if PMLEGCY = Y.

Phasors Included in the Data *q*

Terminal Name, Relay Word Bit, Alternate Terminal Name

Specify the terminal for Synchrophasor measurement and transmission in the synchrophasor data stream *q*.

This is a freeform setting category for enabling the terminals for synchrophasor measurement and transmission. This freeform setting has three arguments. Specify the terminal name (any one of W, X, S, Y, or Z) for the first argument. Specify any Relay Word bit for the second argument. Specify the alternate terminal name (any one of W, X, S, Y, or Z) for the third argument.

The second and third arguments are optional unless switching between terminals is required. Whenever the Relay Word bit in the second argument is asserted the terminal synchrophasor data are replaced by the alternate terminal data.

Table 8.15 Phasors Included in the Data

Setting	Setting Prompt	Default
PHDV*q*[a]	Phasor Data Set, Voltages (V1, PH, ALL)	V1
PHDI*q*[a]	Phasor Data Set, Currents (I1, PH, ALL)	ALL
PHNR*q*[a]	Phasor Num. Representation (I = Integer, F = Float)	I
PHFMT*q*[a]	Phasor Format (R = Rectangular, P = Polar)	R
FNR*q*[a]	Freq. Num. Representation (I = Integer, F = Float)	I

[a] *q* = 1–NUMPHDC.

Phasor Aliases in Data Configuration *q*

Phasor Name, Alias

This is a freeform setting category with two arguments. Specify the phasor name and an optional 16-character alias to be included in the synchrophasor data stream *q*. See *Table 10.21* and *Table 10.22* for a list of phasor names that the PMU supports. The PMU can be configured for as many as 20 unique phasors for each PMU configuration.

Synchrophasor Analog Quantities in Data Configuration *q* (Maximum 16 Analog Quantities)

Analog Quantity Name or Alias

This is a freeform setting category with one argument. Specify the analog quantity name or its alias to be included in the synchrophasor data stream *q*. See *Section 12: Analog Quantities* for a list of analog quantities that the PMU supports. The PMU can be configured for as many as 16 unique analog quantities for each data configuration *q*. The analog quantities are floating-point values, so each analog quantity the PMU includes will take four bytes.

Setting	Setting Prompt	Default
NUMANA*q*	Number of Analog Quantities (0–16)	0

Synchrophasor Digitals in Data Configuration *q* (Maximum 64 Digitals)

Relay Word Bit Name or Alias

This is a freeform setting category with one argument. Specify the Relay Word bit name or its alias that you need to include in the synchrophasor data stream *q*. See *Section 11: Relay Word Bits* for a list of Relay Word bits that the PMU supports. You can configure the PMU for as many as 64 unique digitals for each data configuration *q*.

Setting	Setting Prompt	Default
NUMDSW	Number of 16-bit Digital Status Words (0, 1, 2, 3, 4)	1

Table 8.16 Synchronized Phasor Configuration Settings Part 2

Setting	Setting Prompt	Default	Increment
TREA[4]	Trigger Reason Bit [4] (SELOGIC Equation)	NA	
PMTRIG	Trigger (SELOGIC Equation)	NA	
PMTEST	PMU in Test Mode (SELOGIC Equation)	NA	0.01
V*k*COMP[a]	Comp. Angle Terminal *k* (–179.99° to 180°)	0.00	0.01
I*n*COMP[b]	Comp. Angle Terminal *n* (–179.99° to 180°)	0.00	
PMFRQST	PMU Primary Frequency Source Terminal (Y, Z)	Y	
PMFRQA	PMU Frequency Application (F, S)	S	
PHCOMP	Freq. Based Phasor Compensation (Y, N)	Y	

[a] *k* = Y and Z.
[b] *n* = W, X, S.

Table 8.17 Synchronized Phasor Recorder Settings

Setting	Description	Default
EPMDR	Enable PMU Data Recording (Y, N)	N
SPMDR	Select Data Configuration for PMU Recording (1–NUMPHDC)	1
PMLER	Length of PMU Triggered Data (2–120 s)	30
PMPRE	Length of PMU Pre-Triggered Data (1–20 s)	5

Table 8.18 Synchronized Phasor Real-Time Control Settings

Setting	Description	Default
RTCRATE	Remote Messages per Second (1, 2, 5, 10, or 50 when NFREQ := 50) (1, 2, 4, 5, 10, 12, 15, 20, 30, or 60 when NFREQ := 60)	2
MRTCDLY	Maximum RTC Synchrophasor Packet Delay (20–1000 ms)	500

Table 8.19 Time and Date Management

Label	Prompt	Default Value
DATE_F	Date Format (MDY, YMD, DMY)	MDY
IRIGC[a]	IRIG-B Control Bits Definition (None, C37.118)	None
UTCOFF	Offset From UTC to Local Time (–15.5–15.5)	–8
BEG_DST[b]	Begin DST (*hh,n,d,mm* or OFF)	"2,2,1,3"
END_DST[b]	End DST (*hh,n,d,mm*)	"2,1,1,11"

[a] If EPMU=Y and MFRMT = C37.118 then force to C37.118 and show only.

[b] *hh*: Hour of day 0–23
n: Occurrence in month (1–3, L)
d: Day of the week (1–7; Sunday–Saturday)
mm: Month (1–12; Jan–Dec)

Make *Table 8.20* settings when Global enable setting EDRSTC := Y.

Table 8.20 Data Reset Control

Label	Prompt	Default Value
RST_DEM	Reset Demand Metering (SELOGIC Equation)	NA
RST_PDM	Reset Peak Demand Metering (SELOGIC Equation)	NA
RST_ENE	Reset Energy Metering (SELOGIC Equation)	NA
RSTMML	Reset Maximum/Minimum Line (SELOGIC Equation)	NA
RSTMMB1	Reset Maximum/Minimum Breaker 1 (SELOGIC Equation)	NA
RSTMMB2	Reset Maximum/Minimum Breaker 2 (SELOGIC Equation)	NA
RST_BK1	Reset Monitoring Breaker 1 (SELOGIC Equation)	NA
RST_BK2	Reset Monitoring Breaker 2 (SELOGIC Equation)	NA
RST_BAT	Reset Battery Monitoring (SELOGIC Equation)	NA
RST_79C	Reset Recloser Shot Count Accumulators (SELOGIC Equation)	NA
RSTTRGT	Target Reset (SELOGIC Equation)	NA
RSTFLOC	Reset Fault Locator (SELOGIC Equation)	NA
RSTDNPE	Reset DNP Fault Summary Data (SELOGIC Equation)	TRGTR
RST_HAL	Reset Warning Alarm Pulsing (SELOGIC Equation)	NA

Table 8.21 DNP3

Label	Prompt	Default Value	Interface
EVELOCK	Event Summary Lock Period (0–1000 s)	0	1
DNPSRC	DNP Session Time Base (LOCAL, UTC)	UTC	NA

Make *Table 8.22* settings when Global enabled advanced setting EGADVS := Y and only for unique system configurations. Changing the OPHDO setting impacts the filtered current level that declares an open phase, which has impacts throughout the protection logic. SEL recommends leaving the setting at the default value.

Table 8.22 Open Phase Logic

Setting	Prompt	Default Value
OPHDO[a]	Line Open Phase Threshold (0.01–5 A, sec)	0.05

[a] Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

Port 87 Settings

Table 8.23 Port 87 Settings Categories

Settings	Reference
87 Channel Enable Settings	*Table 8.24*
87 Channel Configuration	*Table 8.25*
87 Channel-Monitoring Settings	*Table 8.26*
87 Communications Bits Debounce Time Delay	*Table 8.27*

Table 8.24 87 Channel Enable Settings

Setting	Prompt	Default
E87CH	Enable 87L Channel (N, 2SS, 2SD, 3SS, 3SM, 2E, 3E, 4E)	N
E87PG[a]	87L Port Address Location G = Group, P = Port (G, P)	P

[a] Only available if E87CH selects a serial communications configuration.

NOTE: Be careful to configure the 87TADR, 87R1ADR, and 87R2ADR settings to unique addresses (unless E87CH = 2SD, in which case 87R1ADR and 87R2ADR are identical).

Table 8.25 87 Channel Configuration (Sheet 1 of 2)

Setting	Prompt	Default
87PCH	87L Primary Serial Channel (1, 2)	1
87TADR	Relay Transmit Address (1–255)	1
87R1ADR	Channel 1 Receive Address (1–255)	2
87R2ADR	Channel 2 Receive Address (1–255)	3
87RXCE1[a]	Channel 1 EIA-422 Receive Clock Edge (R, F)	R
87TXCE1[a]	Channel 1 EIA-422 Transmit Clock Edge (R, F)	R
87RXCE2[a]	Channel 2 EIA-422 Receive Clock Edge (R, F)	R
87TXCE2[a]	Channel 2 EIA-422 Transmit Clock Edge (R, F)	R
87TIMC1[b]	Channel 1 Timing Source (I = Internal, E = External)	E
87TIMC2[b]	Channel 2 Timing Source (I = Internal, E = External)	E
ECH1OUT	Enable Channel 1 Out of Service (SELOGIC Eqn)	NA

Table 8.25 87 Channel Configuration (Sheet 2 of 2)

Setting	Prompt	Default
ECH2OUT	Enable Channel 2 Out of Service (SELOGIC Eqn)	NA
87LTMAC	MAC Address for 87L Transmit (01-30-A7-xx-xx-xx)[c]	01-30-A7-01-01-01
87LMAC1	MAC for 87L Remote 1 Receipt (01-30-A7-xx-xx-xx)[c]	01-30-A7-01-01-02
87LMAC2	MAC for 87L Remote 2 Receipt (01-30-A7-xx-xx-xx)[c]	01-30-A7-01-01-03
87LMAC3	MAC for 87L Remote 3 Receipt (01-30-A7-xx-xx-xx)[c]	01-30-A7-01-01-04
87LVLAN	VLAN for 87L Ethernet (1–4094)	101
87LPRI	Ethernet Priority for 87L (0–7)	7
87ETHJT	Jitter in 87L Ethernet Network (0.0–3.5 ms)	1
E87VT	Enable Virtual Terminal Over 87L Serial Channel (Y, N)	N

[a] Only available if the given port is used and a EIA-422 card is installed on that port.
[b] The 87TIMC1 and 87TIMC2 settings are hidden if the installed communications card does not support the C37.94 protocol.
[c] xx are hexidecimal values, each in the range of 00–FF.

Table 8.26 87 Channel-Monitoring Settings

Setting	Prompt	Default	Increment
87CH1SN[a]	Data Synchronization Channel 1 (C—Channel based, T—Time based)	C	NA
87CH2SN[a]	Data Synchronization Channel 2 (C—Channel based, T—Time based)	C	NA
87TFB[a]	Time Fall Back Mode (1–4)	1	1
87CH1MT[a]	Maximum Round Trip Delay for Channel 1 (OFF, 1.0–50 ms)	OFF	0.1
87CH1MD[a]	Maximum Step Change in Channel 1 Delay (OFF, 3.0–50 ms)	OFF	0.2
87CH1MA[a]	Maximum Allowable Asymmetry for Channel 1 (OFF, 0.2–10 ms)	OFF	0.1
87CH2MT[a]	Maximum Round Trip Delay for Channel 2 (OFF, 1.0–50 ms)	OFF	0.1
87CH2MD[a]	Maximum Step Change in Channel 2 Delay (OFF, 3.0–50 ms)	OFF	0.2
87CH2MA[a]	Maximum Allowable Asymmetry for Channel 2 (OFF, 0.2–10 ms)	OFF	0.1
87CHTRG[a]	87L Recording Trigger (SELOGIC Equation)	87LSP OR 87OP	NA
87CHWP[a]	Enable Write Protect 87L Recording Files (Y, N)	N	NA
87CH1PC	Channel 1 Lost Packet Alarm Threshold (OFF, 1–2500)	OFF	1
87CH2PC	Channel 2 Lost Packet Alarm Threshold (OFF, 1–2500)	OFF	1
87CH3PC	Channel 3 Lost Packet Alarm Threshold (OFF, 1–2500)	OFF	1

[a] Only available if E87CH selects a serial communications configuration.

Table 8.27 87L Communications Bits Debounce Time Delay (Sheet 1 of 2)

Setting[a]	Prompt	Default	Increment
87R*lr*PU	Received Bit *l*, Port *r* Pickup Time (0–20 ms)	0 ms	4
87R*lr*DO	Received Bit *l*, Port *r* Dropout Time (0–20 ms)	0 ms	4
87R*mp*PU	Received Bit *m*, Peer *p* Pickup Time (0–20 ms)	0 ms	4
87R*mp*DO	Received Bit *m*, Peer *p* Dropout Time (0–20 ms)	0 ms	4

Table 8.27 87L Communications Bits Debounce Time Delay (Sheet 2 of 2)

Setting[a]	Prompt	Default	Increment
87R*nnp*P	Received Bit *nn*, Peer *p* Pickup Time (0–20ms)	0 ms	4
87R*nnp*D	Received Bit *nn*, Peer *p* Dropout Time (0–20 ms)	0 ms	4

[a] *r* = 1–2, *p* = 1–3, *l* = 1–8, *m* = 5–9, *nn* = 10–32. In serial configurations, just the first 2 ports and 8 bits apply.

Breaker Monitor Settings

NOTE: If you want to enable the circuit breaker monitor on Circuit Breaker 2, confirm that the relay is set for two-circuit breaker operation; global setting NUMBK must be 2. Once you have set NUMBK := 2, you can set the Circuit Breaker 2 monitor settings, including EB2MON.

Table 8.28 Breaker Monitor Settings Categories

Settings	Reference
Enables	*Table 8.29*
Breaker 1 Inputs	*Table 8.30*
Breaker 2 Inputs	*Table 8.31*
Breaker 1 Monitor (and Breaker 2 Monitor)	*Table 8.32*
Breaker 1 Contact Wear (and Breaker 2 Contact Wear)	*Table 8.33*
Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time)	*Table 8.34*
Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time)	*Table 8.35*
Breaker 1 Pole Scatter and Pole Discrepancy (and Breaker 2 Pole Scatter and Pole Discrepancy)	*Table 8.36*
Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed)	*Table 8.37*
Breaker 1 Motor Running Time (Breaker 2 Motor Running Time)	*Table 8.38*
Breaker 1 Current Interrupted (Breaker 2 Current Interrupted)	*Table 8.39*

Make *Table 8.29* EB1MON and BK1TYP settings when Global setting NUMBK := 1 or 2. make EB2MON and BK2TYP settings when Global setting NUMBK := 2.

Table 8.29 Enables

Label	Prompt	Default Value
EB1MON	Breaker 1 Monitoring (Y, N)	N
EB2MON	Breaker 2 Monitoring (Y, N)	N
BK1TYP	Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)	3
BK2TYP	Breaker 2 Trip Type (Single Pole = 1, Three Pole = 3)	3

Table 8.30 Breaker 1 Inputs

Label	Prompt	Default Value
52AA1	Normally Open Contact Input—BK1 (SELOGIC Equation)[a]	IN201
52AA1	A-Phase Normally Open Contact Input—BK1 (SELOGIC Equation)[b]	IN201
52AB1	B-Phase Normally Open Contact Input—BK1 (SELOGIC Equation)[b]	52AA1
52AC1	C-Phase Normally Open Contact Input—BK1 (SELOGIC Equation)[b]	52AA1

[a] This setting for three-pole trip applications when setting BK1TYP := 3.
[b] This setting for single-pole trip applications when setting BK1TYP := 1.

Make *Table 8.31* settings if Global setting NUMBK := 2.

Table 8.31 Breaker 2 Inputs

Label	Prompt	Default Value
52AA2	Normally Open Contact Input—BK2 (SELOGIC Equation)[a]	NA
52AA2	A-Phase Normally Open Contact Input—BK2 (SELOGIC Equation)[b]	NA
52AB2	B-Phase Normally Open Contact Input—BK2 (SELOGIC Equation)[b]	52AA2
52AC2	C-Phase Normally Open Contact Input—BK2 (SELOGIC Equation)[b]	52AA2

[a] This setting for three-pole trip applications when setting BK2TYP := 3.
[b] This setting for single-pole trip applications when setting BK2TYP := 1.

Make *Table 8.32* through *Table 8.39* settings when Breaker Monitor setting EB1MON := Y or EB2MON := Y.

Table 8.32 Breaker 1 Monitor (and Breaker 2 Monitor)

Label[a]	Prompt	Default Value
BM1TRPA	Breaker Monitor Trip—BK1 (SELOGIC Equation)[b]	TPA1
BM1TRPA	Breaker Monitor A-Phase Trip—BK1 (SELOGIC Equation)[c]	TPA1
BM1TRPB	Breaker Monitor B-Phase Trip—BK1 (SELOGIC Equation)[c]	BM1TRPA
BM1TRPC	Breaker Monitor C-Phase Trip—BK1 (SELOGIC Equation)[c]	BM1TRPA
BM1CLSA	Breaker Monitor Close—BK1 (SELOGIC Equation)[b]	BK1CL
BM1CLSA	Breaker Monitor A-Phase Close—BK1 (SELOGIC Equation)[c]	BK1CL
BM1CLSB	Breaker Monitor B-Phase Close—BK1 (SELOGIC Equation)[c]	BM1CLSA
BM1CLSC	Breaker Monitor C-Phase Close—BK1 (SELOGIC Equation)[c]	BM1CLSA

[a] Replace 1 with 2 in the setting label, prompt, and default value for Breaker 2 settings.
[b] This setting for three-pole trip applications when setting BK1TYP := 3.
[c] This setting for single-pole trip applications when setting BK1TYP := 1.

Table 8.33 Breaker 1 Contact Wear (and Breaker 2 Contact Wear)

Label[a]	Prompt	Default Value
B1COSP1	Close/Open Set Point 1—BK1 (0–65000 operations)	1000
B1COSP2	Close/Open Set Point 2—BK1 (0–65000 operations)	100
B1COSP3	Close/Open Set Point 3—BK1 (0–65000 operations)	10
B1KASP1	kA Interrupted Set Point 1—BK1 (1.0–999 kA)	20.0
B1KASP2	kA Interrupted Set Point 2—BK1 (1.0–999 kA)	60.0
B1KASP3	kA Interrupted Set Point 3—BK1 (1.0–999 kA)	100.0
B1BCWAT	Contact Wear Alarm Threshold—BK1 (0–100%)	90

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.34 Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time)

Label[a]	Prompt	Default Value
B1ESTRT	Electrical Slow Trip Alarm Threshold—BK1 (1–999 ms)	50
B1ESCLT	Electrical Slow Close Alarm Threshold—BK1 (1–999 ms)	120

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.35 Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time)

Label[a]	Prompt	Default Value
B1MSTRT	Mechanical Slow Trip Alarm Threshold—BK1 (1–999 ms)	50
B1MSCLT	Mechanical Slow Close Alarm Threshold—BK1 (1–999 ms)	120

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.36 Breaker 1 Pole Scatter and Pole Discrepancy (and Breaker 2 Pole Scatter and Pole Discrepancy)

Label[a]	Prompt	Default Value
B1PSTRT	Pole Scatter Trip Alarm Threshold—BK1 (1–999 ms)	20
B1PSCLT	Pole Scatter Close Alarm Threshold—BK1 (1–999 ms)	20
B1PDD	Pole Discrepancy Time Delay—BK1 (1–9999 ms)	1400
E1PDCS	Pole Discrepancy Current Supervision—BK1 (Y, N)	N

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.37 Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed)

Label[a]	Prompt	Default Value
B1ITAT	Inactivity Time Alarm Threshold—BK1 (N, 1–9999 days)	365

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.38 Breaker 1 Motor Running Time (and Breaker 2 Motor Running Time)

Label[a]	Prompt	Default Value
B1MRTIN	Motor Run Time Contact Input—BK1 (SELOGIC Equation)	NA
B1MRTAT	Motor Run Time Alarm Threshold—BK1 (1–9999 seconds)	25

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Table 8.39 Breaker 1 Current Interrupted (and Breaker 2 Current Interrupted)

Label[a]	Prompt	Default Value
B1KAIAT	kA Interrupt Capacity Alarm Threshold—BK1 (N, 1–100%)	90
B1MKAI	Maximum kA Interrupt Rating—BK1 (1–999 kA)	50

[a] Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

Group Settings

Table 8.40 Group Settings Categories (Sheet 1 of 3)

Settings	Reference
Line Configuration	*Table 8.41*
Relay Configuration	*Table 8.42*
87 Current Differential Element	*Table 8.43*
87 In-Line Transformer	*Table 8.44*
87 Line Charging Current Compensation	*Table 8.45*
87 Open CT Detection Logic	*Table 8.46*

Table 8.40 Group Settings Categories (Sheet 2 of 3)

Settings	Reference
87L Port	*Table 8.47*
Mho Phase-Distance Element Reach	*Table 8.48*
Mho Phase-Distance Element Torque Control	*Table 8.49*
Quadrilateral Phase-Distance Element Reach	*Table 8.50*
Quadrilateral Phase-Distance Element Torque Control	*Table 8.51*
Mho Phase Distance Element Time Delay	*Table 8.52*
Mho Ground Distance Element Reach	*Table 8.53*
Mho Ground-Distance Torque Control	*Table 8.54*
Quad Ground Distance Element Reach	*Table 8.55*
Quad Ground-Distance Element Torque Control	*Table 8.56*
Zero-Sequence Compensation Factor	*Table 8.57*
Ground Distance Element Time Delay	*Table 8.58*
Series Compensation	*Table 8.59*
Distance Element Common Time Delay	*Table 8.60*
Switch-Onto-Fault Scheme	*Table 8.61*
Out-of-Step Tripping/Blocking	*Table 8.62*
Load Encroachment	*Table 8.63*
Over Power Elements	*Table 8.64*
Under Power Elements	*Table 8.65*
Phase Instantaneous Overcurrent Pickup	*Table 8.66*
Phase Definite-Time Overcurrent Time Delay	*Table 8.67*
Phase Instantaneous Definite-Time Overcurrent Torque Control	*Table 8.68*
Residual Ground Instantaneous Overcurrent Pickup	*Table 8.69*
Residual Ground Definite-Time Overcurrent Time Delay	*Table 8.70*
Residual Ground Instantaneous Definite-Time Overcurrent Torque Control	*Table 8.71*
Negative-Sequence Instantaneous Overcurrent Pickup	*Table 8.72*
Negative-Sequence Definite-Time Overcurrent Time Delay	*Table 8.73*
Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control	*Table 8.74*
High-Speed Instantaneous Directional Overcurrent	*Table 8.75*
Inverse Time Overcurrent Element 1–10	*Table 8.76*
81 Elements	*Table 8.77*
Undervoltage (27) Elements	*Table 8.78*
Overvoltage (59) Elements	*Table 8.79*
Zone/Level Direction	*Table 8.80*
Directional Control Element	*Table 8.81*
IEC Thermal (49) Elements 1–3	*Table 8.82*
Thermal Ambient Compensation	*Table 8.83*
Pole Open Detection	*Table 8.84*
POTT Trip Scheme	*Table 8.85*
DCUB Trip Scheme	*Table 8.86*
DCB Trip Scheme	*Table 8.87*

Table 8.40 Group Settings Categories (Sheet 3 of 3)

Settings	Reference
Breaker 1 Failure Logic (and Breaker 2 Failure Logic)	*Table 8.88*
Synchronism-Check Element Reference	*Table 8.89*
Breaker 1 Synchronism Check	*Table 8.90*
Breaker 2 Synchronism Check	*Table 8.91*
Recloser and Manual Closing	*Table 8.92*
Single-Pole Reclose Settings	*Table 8.93*
Three-Pole Reclose Settings	*Table 8.94*
Voltage Elements	*Table 8.95*
Demand Metering	*Table 8.96*
Fault Locator	*Table 8.97*
Traveling-Wave Fault Locator	*Table 8.98*
MIRRORED BITS Communications Settings	*Table 8.99*
Trip Logic	*Table 8.100*

Table 8.41 Line Configuration

Label	Prompt	Default Value		Increment
		5 A	1 A	
CTRW	Current Transformer Ratio—Input W (1–50000)	200	200	1
CTRX	Current Transformer Ratio—Input X (1–50000)	200	200	1
PTRY	Potential Transformer Ratio—Input Y (1.0–10000)	2000	2000.0	0.1
VNOMY	PT Nominal Voltage (L-L)—Input Y (60–300 V secondary)	115	115	1
PTRZ	Potential Transformer Ratio—Input Z (1.0–10000)	2000	2000.0	0.1
VNOMZ	PT Nominal Voltage (L-L)—Input Z (60–300 V secondary)	115	115	1
Z1MAG	Positive-Sequence Line Impedance Magnitude (0.05–255 Ω secondary) 5 A (0.25–1275 Ω secondary) 1 A	7.80	39.00	0.01
Z1ANG	Positive-Sequence Line Impedance Angle (5.00–90 degrees)	84.00	84.00	0.01
Z0MAG	Zero-Sequence Line Impedance Magnitude (0.05–255 Ω secondary) 5 A (0.25–1275 Ω secondary) 1 A	24.80	124.00	0.01
Z0ANG	Zero-Sequence Line Impedance Angle (5.00–90 degrees)	81.50	81.50	0.01
EFLOC	Fault Location (Y, N)	Y	Y	
LL	Line Length (0.10–999)	100.00	100.00	0.01

Table 8.42 Relay Configuration (Sheet 1 of 2)

Label	Prompt	Default Value	Increment
E87L	Enable 87L Function (Y, N)	N	
E87LCC	Enable Line Charging Current Compensation (Y, N)	N	
E87XFMR	Enable Line Transformer Protection (Y, N)	N	
E87OCTL	Enable Open CT Logic (Y, N)	N	
EMBA	Channel A MIRRORED BITS Enable (Y, N)	N	
EMBB	Channel B MIRRORED BITS Enable (Y, N)	N	
E21MP	Mho Phase Distance Zones (N, 1–5)	3	
E21XP	Quadrilateral Phase Distance Zones (N, 1–5)	3	
E21MG	Mho Ground Distance Zones (N, 1–5)	3	
E21XG	Quadrilateral Ground Distance Zones (N, 1–5)	N	
ESPQUAD	Enable Self-Polarized Quadrilateral Elements (Y, N)	N	
ECVT	Capacitive Voltage Transformer Transient Detection (Y, N)	N	
ESERCMP	Series-Compensated Line Logic (Y, N)	N	
ECDTD	Distance Element Common Time Delay (Y, N)	N	
ESOTF	Switch-Onto-Fault (Y, N)	Y	
EOOS	Out-of-Step (Y, Y1, N)	N	
ELOAD	Load Encroachment (Y, N)	Y	
E50P	Phase Instantaneous Definite-Time Overcurrent Elements (N, 1–4)	1	
E50G	Residual Ground Instantaneous Definite-Time Overcurrent Element (N, 1–4)	N	
E50Q	Negative-Sequence Instantaneous Definite-Time Overcurrent Elements (N, 1–4)	N	
E51	Enable Inverse-Time Overcurrent Elements (N, 1–10)	N	
E81	Enable Inverse-Time Overcurrent Elements (N, 1–10)	N	
E27	Enable Undervoltage Elements (N, 1–6)	N	
E59	Enable Overvoltage Elements (N, 1–6)	N	
E32P	Enable Over/Under Power Elements (N, 1–4)	N	
E32	Directional Control (Y, AUTO, AUTO2)	AUTO2	
ETHRIEC	Enable IEC Thermal Element (N, 1–3)	N	
ECOMM	Communications-Assisted Tripping (N, DCB, POTT, POTT2, POTT3, DCUB1, DCUB2)	POTT	
EBFL1	Breaker 1 Failure Logic (N, 1, 2, Y1, Y2)	N	
EBFL2	Breaker 2 Failure Logic (N, 1, 2, Y1, Y2)	N	
E25BK1	Synchronism Check for Breaker 1 (Y, N, Y1, Y2)	N	
E25BK2	Synchronism Check for Breaker 2 (Y, N, Y1, Y2)	N	
E79	Reclosing (Y, Y1, N)	Y	
EMANCL	Manual Closing (Y, N)	Y	
ELOP	Loss-of-Potential (Y, Y1, N)	Y1	
EDEM	Demand Metering (N, THM, ROL)	N	
ETWFL[a]	Enable Traveling-Wave Fault Location (Y, N)	N	

Table 8.42 Relay Configuration (Sheet 2 of 2)

Label	Prompt	Default Value	Increment
EADVS	Advanced Settings (Y, N)	N	
VMEMC[b]	Memory Voltage Control (SELOGIC Equation)	0	
EFID[c]	Enable FID Logic (Y, N)	Y	
Z50G1[c]	Zone 1 Ground Distance Fault Detector (0.50–100.00 A, secondary)[d]	0.5	0.01
Z50G2[c]	Zone 2 Ground Distance Fault Detector (0.50–100.00 A, secondary)[d]	0.5	0.01
Z50G3[c]	Zone 3 Ground Distance Fault Detector (0.50–100.00 A, secondary)[d]	0.5	0.01
Z50G4[c]	Zone 4 Ground Distance Fault Detector (0.50–100.00 A, secondary)[d]	0.5	0.01
Z50G5[c]	Zone 5 Ground Distance Fault Detector (0.50–100.00 A, secondary)[d]	0.5	0.01
Z50P1[c]	Zone 1 Phase Distance Fault Detector (0.50–170.00 A, secondary)[d]	0.5	0.01
Z50P2[c]	Zone 2 Phase Distance Fault Detector (0.50–170.00 A, secondary)[d]	0.5	0.01
Z50P3[c]	Zone 3 Phase Distance Fault Detector (0.50–170.00 A, secondary)[d]	0.5	0.01
Z50P4[c]	Zone 4 Phase Distance Fault Detector (0.50–170.00 A, secondary)[d]	0.5	0.01
Z50P5[c]	Zone 5 Phase Distance Fault Detector (0.50–170.00 A, secondary)[d]	0.5	0.01

[a] Only available in SEL-411L-1.
[b] Only available if EADVS = Y and ESERCMP = N.
[c] Only available if EADVS = Y.
[d] Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

Table 8.43 87 Current Differential Element Settings (Sheet 1 of 2)

Setting	Prompt	Default	Increment
87CTWL	Terminal W included in 87L Element (SELOGIC Equation)	1	
87CTPWL	CT Polarity of Terminal W (P = Positive, N = Negative)	P	
87CTXL	Terminal X included in 87L Element (SELOGIC Equation)	1	
87CTPXL	CT Polarity of Terminal X (P = Positive, N = Negative)	P	
87CTP1R	Maximum CT Primary Current Remote Relay 1 (1–50000)	1000	1
87CTP2R	Maximum CT Primary Current Remote Relay 2 (1–50000)	1000	1
87CTP3R	Maximum CT Primary Current Remote Relay 3 (1–50000)	1000	1
87LINEV	Voltage Terminal used by 87L (Y, Z, OFF)	Y	
87LTAPW[a]	Tap Value of Terminal W (5.00–50)	5	0.1
87LTAPX[a]	Tap Value of Terminal X (5.00–50)	5	0.1
87LPU	Unrestrained Differential Element Pickup (OFF, 3.0–15 pu)	OFF	0.1
87LPP	Pickup 87LP Element (OFF, 0.10–2 pu)	1.2	0.01
87LPR	Radius 87LP Element (1.20–8 pu)	6	0.01
87LPA	Blocking Angle 87LP Element (90–270 deg)	195	1
87LPPS[b]	Pickup 87LP Element, Secondary Mode (0.10–2 pu)	1.44	0.01

Table 8.43 87 Current Differential Element Settings (Sheet 2 of 2)

Setting	Prompt	Default	Increment
87LPRS[b]	Radius 87LP Element, Secondary Mode (1.20–8 pu)	7.2	0.01
87LPAS[b]	Blocking Angle 87LP Element, Secondary Mode (90–270 deg)	234	0.01
E87LPS	Enable 87LP Secure Mode (SELOGIC Equation)	NA	
87LQP	Pickup 87LQ Element (OFF, 0.10–2 pu)	0.25	0.01
87LQR	Radius 87LQ Element (1.20–8 pu)	6	0.01
87LQA	Blocking Angle 87LP Element (90–270 deg)	195	1
87LQPS[b]	Pickup 87LQ Element, Secondary Mode (0.10–2 pu)	0.3	0.01
87LQRS[b]	Radius 87LQ Element, Secondary Mode (1.20–8 pu)	7.2	0.01
87LQAS[b]	Blocking Angle 87LQ Element, Secondary Mode (90–270 deg)	234	1
E87LQS	Enable 87LQ Secure Mode (SELOGIC Equation)	NA	
87LGP	Pickup 87LG Element (OFF, 0.10–2 pu)	0.25	0.01
87LGR	Radius 87LG Element (1.20–8 pu)	6	0.01
87LGA	Blocking Angle 87LG Element (90–270 deg)	195	1
87LGPS[b]	Pickup 87LG Element, Secondary Mode (0.10–2 pu)	0.3	0.01
87LGRS[b]	Radius 87LG Element, Secondary Mode (1.20–8 pu)	7.2	0.01
87LGAS[b]	Blocking Angle 87LG Element, Secondary Mode (90–270 deg)	234	1
E87LGS	Enable 87LG Secure Mode (SELOGIC Equation)	NA	
ESTUB	Enable Stub Bus Protection (SELOGIC Equation)	0	
87BLOCK	Blocking Condition for 87L Elements (SELOGIC Equation)	NOT PLT01	
87TMSUP	Test Mode Supervision (SELOGIC Equation)	PLT04	
EWDSEC	Enable Watchdog Security (SELOGIC Equation)	1	

[a] Read-only setting; hidden if E87XFMR = Y or 87CTXL = 0. The range is 1.00–10 on 1 A nominal current terminals.

[b] Setting only available if EADVS = Y.

Table 8.44 87 In-Line Transformer Settings (Sheet 1 of 2)

Setting	Prompt	Default	Increment
87MVA	Transformer Maximum Power Capacity (1–5000 MVA)	200	1
87CTCWL	Terminal W CT Connection Compensation (0–12)	0	1
87VTWL	Terminal W Line-to-Line Voltage (1.00–1000 kV)	230	0.01
87TTAPW[a]	Tap Value for Terminal W (1.75–17.5)	2.51	0.01
87CTCXL	Terminal X CT Connection Compensation (0–12)	0	1
87VTXL	Terminal X Line-to-Line Voltage (1.00–1000 kV)	230	0.01
87TTAPX[a]	Tap Value for Terminal X (1.75–17.5)	2.51	0.01
87XFMRM	Lowest Ratio of Transformer Full Load Current to CT Primary (0.25–3.5)	1	0.01
E87HR	Enable Harmonic Restrain Differential Element (Y, N)	N	
E87HB	Enable Harmonic Blocking Differential Element (Y, N)	Y	
87PCT2	Second Harmonic Percentage (OFF, 5–100%)	15	1

NOTE: For optimum performance, always enable harmonic restraint, i.e., set E87HR = Y.

Table 8.44 87 In-Line Transformer Settings (Sheet 2 of 2)

Setting	Prompt	Default	Increment
87PCT4	Fourth Harmonic Percentage (OFF, 5–100%)	15	1
87PCT5	Fifth Harmonic Percentage (OFF, 5–100%)	35	1
87VTCC	Line-to-Line Voltage of Power Line (kV)	230	0.01
87CTCCC	Compensation Matrix for Line Charging Current (0–12)	0	1

[a] Read-only setting.

Table 8.45 87 Line Charging Current Compensation Settings

Setting	Prompt	Default	Increment
87CCLPT	Location of PT Used for Charging Current Compensation (B, L)	L	
87CCB0	Zero-Sequence Line Susceptance, (0.00–100 ms, secondary)	20	0.01
87CCB1	Positive-Sequence Line Susceptance, (0.00–250 ms, secondary)	60	0.01
87CCN	Number of Line Terminals Using Current Compensation (1–4)	2	1
87TAPCC[a]	Tap Value for Charging Current Compensation (0.35–50[b])	5	0.01

[a] Read-only settings.

[b] Range is for a 5A relay. For a 1A relay, divide the range by 5.

Table 8.46 87 Open CT Detection Logic Settings

Setting	Prompt	Default
RSTOCT	Reset Condition for Open CT Logic (SELOGIC Equation)	NA

NOTE: This category of settings is only available if E87PG = G. These equivalent settings are set in the 87L Port Settings if E87PG = P.

Table 8.47 87L Port Settings (Sheet 1 of 2)

Setting	Prompt	Default
87TADR	Relay Transmit Address (1–255)	1
87R1ADR	Channel 1 Receive Address (1–255)	2
87R2ADR	Channel 2 Receive Address (1–255)	3
87T1P1	Serial Communications Transmit Bit 1 Port 1	NA
87T2P1	Serial Communications Transmit Bit 2 Port 1	NA
87T3P1	Serial Communications Transmit Bit 3 Port 1	NA
87T4P1	Serial Communications Transmit Bit 4 Port 1	NA
87T5P1	Serial Communications Transmit Bit 5 Port 1	NA
87T6P1	Serial Communications Transmit Bit 6 Port 1	NA
87T7P1	Serial Communications Transmit Bit 7 Port 1	NA
87T8P1	Serial Communications Transmit Bit 8 Port 1	NA
87T1P2	Serial Communications Transmit Bit 1 Port 2	NA
87T2P2	Serial Communications Transmit Bit 2 Port 2	NA
87T3P2	Serial Communications Transmit Bit 3 Port 2	NA
87T4P2	Serial Communications Transmit Bit 4 Port 2	NA
87T5P2	Serial Communications Transmit Bit 5 Port 2	NA
87T6P2	Serial Communications Transmit Bit 6 Port 2	NA

Table 8.47 87L Port Settings (Sheet 2 of 2)

Setting	Prompt	Default
87T7P2	Serial Communications Transmit Bit 7 Port 2	NA
87T8P2	Serial Communications Transmit Bit 8 Port 2	NA

The number of pickup settings in *Table 8.48* and *Table 8.49* is dependent on Group setting E21MP := 1–5. When E21MP := N, no settings are made for *Table 8.48* and *Table 8.49*.

Table 8.48 Mho Phase-Distance Element Reach

Label	Prompt	Default Value		Increment
		5 A	1 A	
ZIMP	Zone 1 Reach (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	6.24	31.2	0.01
Z2MP	Zone 2 Reach (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	9.36	46.8	0.01
Z3MP	Zone 3 Reach (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	1.87	9.35	0.01
Z4MP	Zone 4 Reach (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
Z5MP	Zone 5 Reach (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01

Table 8.49 Mho Phase-Distance Element Torque Control

Label	Prompt	Default Value
Z1MPTC	Zone 1 Mho Phase Torque Control (SELOGIC Equation)	1
Z2MPTC	Zone 2 Mho Phase Torque Control (SELOGIC Equation)	1
Z3MPTC	Zone 3 Mho Phase Torque Control (SELOGIC Equation)	1
Z4MPTC	Zone 4 Mho Phase Torque Control (SELOGIC Equation)	1
Z5MPTC	Zone 5 Mho Phase Torque Control (SELOGIC Equation)	1

The number of pickup settings in *Table 8.50* and *Table 8.51* is dependent on Group setting E21XP := 1–5. When E21XP := N, no settings are made for *Table 8.50* and *Table 8.51*.

Table 8.50 Quadrilateral Phase-Distance Element Reach (Sheet 1 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
XP1	Zone 1 Reactance (ohms, secondary) (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RP1	Zone 1 Resistance (ohms, secondary) (OFF, 0.05–50 Ω secondary) 5 A (OFF, 0.25–250 Ω secondary) 1 A	12.48	62.40	0.01

Table 8.50 Quadrilateral Phase-Distance Element Reach (Sheet 2 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
XP2	Zone 2 Reactance (ohms, secondary) (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RP2	Zone 2 Resistance (ohms, secondary) (OFF, 0.05–50 Ω secondary) 5 A (OFF, 0.25–250 Ω secondary) 1 A	18.72	93.60	0.01
XP3	Zone 3 Reactance (ohms, secondary) (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RP3	Zone 3 Resistance (ohms, secondary) (OFF, 0.05–50 Ω secondary) 5 A (OFF, 0.25–250 Ω secondary) 1 A	3.64	18.20	0.01
XP4	Zone 4 Reactance (ohms, secondary) (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RP4	Zone 4 Resistance (ohms, secondary) (OFF, 0.05–150 Ω secondary) 5 A (OFF, 0.25–750 Ω secondary) 1 A	31.20	156.00	0.01
XP5	Zone 5 Reactance (ohms, secondary) (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RP5	Zone 5 Resistance (ohms, secondary) (OFF, 0.05–150 Ω secondary) 5 A (OFF, 0.25–750 Ω secondary) 1 A	50.00	250.00	0.01
TANGP[a, b]	Phase Nonhomogenous Corr. Ang (–40 to 40 deg)	–7.0	–7.0	0.1

[a] Hidden and forced to default if (EADVS = N or E21XP = N) and ESPQUAD = N.
[b] Hidden and forced to –15 if (EADVS = N or E21XP = N) and ESPQUAD = Y.

Table 8.51 Quadrilateral Phase-Distance Element Torque Control

Label	Prompt	Default Value
Z1XPTC	Zone 1 Quad Phase Torque Control (SELOGIC Equation)	1
Z2XPTC	Zone 2 Quad Phase Torque Control (SELOGIC Equation)	1
Z3XPTC	Zone 3 Quad Phase Torque Control (SELOGIC Equation)	1
Z4XPTC	Zone 4 Quad Phase Torque Control (SELOGIC Equation)	1
Z5XPTC	Zone 5 Quad Phase Torque Control (SELOGIC Equation)	1

Make corresponding zone *n* = 1–5 settings in *Table 8.52* for any Z*n*P settings that are made in *Table 8.48* or *Table 8.50*.

Table 8.52 Phase-Distance Element Time Delay

Label	Prompt	Default Value	Increment
Z1PD	Zone 1 Time Delay (OFF, 0.000–16000 cycles)	0.000	0.125
Z2PD	Zone 2 Time Delay (OFF, 0.000–16000 cycles)	20.000	0.125
Z3PD	Zone 3 Time Delay (OFF, 0.000–16000 cycles)	60.000	0.125

Table 8.52 Phase-Distance Element Time Delay

Label	Prompt	Default Value	Increment
Z4PD	Zone 4 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125
Z5PD	Zone 5 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125

The number of pickup settings in *Table 8.53* and *Table 8.54* is dependent on Group setting E21MG := 1–5. When E21MG := N, no settings are made for *Table 8.53* and *Table 8.54*.

Table 8.53 Mho Ground-Distance Element Reach

Label	Prompt	Default Value		Increment
		5 A	1 A	
Z1MG	Zone 1 (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	6.24	31.2	0.01
Z2MG	Zone 2 (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	9.36	46.8	0.01
Z3MG	Zone 3 (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	1.87	9.35	0.01
Z4MG	Zone 4 (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
Z5MG	Zone 5 (0.05–64 Ω secondary) 5 A (0.25–320 Ω secondary) 1 A	OFF	OFF	0.01

Table 8.54 Mho Ground-Distance Torque Control

Setting	Prompt	Default Value
Z1MGTC	Zone 1 Mho Ground Torque Control (SELOGIC Eqn.)	1
Z2MGTC	Zone 2 Mho Ground Torque Control (SELOGIC Eqn.)	1
Z3MGTC	Zone 3 Mho Ground Torque Control (SELOGIC Eqn.)	1
Z4MGTC	Zone 4 Mho Ground Torque Control (SELOGIC Eqn.)	1
Z5MGTC	Zone 5 Mho Ground Torque Control (SELOGIC Eqn.)	1

The number of pickup settings in *Table 8.55* and *Table 8.56* is dependent on Group setting E21XG := 1–5. When E21XG := N, no settings are made for *Table 8.55* and *Table 8.56*.

Table 8.55 Quad Ground-Distance Element Reach (Sheet 1 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
ARESE	Enable Adaptive Resistive Element (Y, N)	N	N	
XG1	Zone 1 Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01

Table 8.55 Quad Ground-Distance Element Reach (Sheet 2 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
RG1	Zone 1 Resistance (0.05–50 Ω secondary) 5 A (0.25–250 Ω secondary) 1 A	12.48	62.4	0.01
XG2	Zone 2 Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RG2	Zone 2 Resistance (0.05–50 Ω secondary) 5 A (0.25–250 Ω secondary) 1 A	18.72	93.6	0.01
XG3	Zone 3 Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RG3	Zone 3 Resistance (0.05–50 Ω secondary) 5 A (0.25–250 Ω secondary) 1 A	3.64	18.2	0.01
XG4	Zone 4 Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RG4	Zone 4 Resistance (0.05–150 Ω secondary) 5 A (0.25–750 Ω secondary) 1 A	31.2	156	0.01
XG5	Zone 5 Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01
RG5	Zone 5 Resistance (0.05–150 Ω secondary) 5 A (0.25–750 Ω secondary) 1 A	50	250	0.01
XGPOL[a]	Quad Ground Polarizing Quantity (I2, IG)	I2	I2	
TANGG[a, b, c]	Nonhomogeneous Correction Angle (–40.0 to +40.0 degrees)	–7.0	–7.0	0.1

[a] Hidden and forced to default if (EADVS = N or E21XG = N) and ESPQUAD = N.
[b] Hide and force to TANGP if XGPOL = I2, E21XG = 1–5, E21XP = 1–5, and ESPQUAD = N.
[c] Hidden and forced to -15 if (EADVS = N or E21XG = N) and ESPQUAD = Y.

Table 8.56 Quad Ground-Distance Element Torque Control

Setting	Prompt	Default Value
Z1XGTC	Zone 1 Quad Ground Torque Control (SELOGIC Eqn.)	1
Z2XGTC	Zone 2 Quad Ground Torque Control (SELOGIC Eqn.)	1
Z3XGTC	Zone 3 Quad Ground Torque Control (SELOGIC Eqn.)	1
Z4XGTC	Zone 4 Quad Ground Torque Control (SELOGIC Eqn.)	1
Z5XGTC	Zone 5 Quad Ground Torque Control (SELOGIC Eqn.)	1

Make *Table 8.57* settings when Group setting E21MG := 1–5 or E21XG := 1–5.

Table 8.57 Zero-Sequence Compensation Factor

Label	Prompt	Default Value	Increment
k0M1	Zone 1 Zero-Sequence Compensation Factor Magnitude (AUTO, 0.000–10)	0.726	0.001
k0A1	Zone 1 Zero-Sequence Compensation Factor Angle (–180.0 to +180.0 degrees)	–3.69	0.01
k0M[a]	Forward Zones Zero-Sequence Compensation Factor Magnitude (0.000–10)	0.726	0.001
k0A[a]	Forward Zones Zero-Sequence Compensation Factor Angle (–180.0 to +180.0 degrees)	–3.69	0.01
k0MR[a]	Reverse Zones Zero-Sequence Compensation Factor Magnitude (0.000–10)	0.726	0.001
k0AR[a]	Reverse Zones Zero-Sequence Compensation Factor Angle (–180.0 to +180.0 degrees)	–3.69	0.01

[a] Setting only available when Group setting EADVS := Y.

The number of pickup settings in *Table 8.58* is dependent on Group settings E21G := 1–5 and E21XG := 1–5, and the settings made from *Table 8.53* and *Table 8.55*.

Table 8.58 Ground-Distance Element Time Delay

Label	Prompt	Default Value	Increment
Z1GD	Zone 1 Time Delay (OFF, 0.000–16000 cycles)	0.000	0.125
Z2GD	Zone 2 Time Delay (OFF, 0.000–16000 cycles)	20.000	0.125
Z3GD	Zone 3 Time Delay (OFF, 0.000–16000 cycles)	60.000	0.125
Z4GD	Zone 4 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125
Z5GD	Zone 5 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125

Make *Table 8.59* settings when Group setting ESERCMP := Y.

NOTE: The SEL-411L-0 does not provide series-compensated line protection logic. This setting is available in the SEL-411L-1.

Table 8.59 Series Compensation

Label	Prompt	Default Value		Increment
		5 A	1 A	
XC	Series Capacitor Reactance (OFF, 0.05–64 Ω secondary) 5 A (OFF, 0.25–320 Ω secondary) 1 A	OFF	OFF	0.01

Make *Table 8.60* settings only when Group setting ECDTD := Y; the number of settings is dependent on Group settings E21P := 1–5, E21G := 1–5, and E21XG := 1–5, and the settings made from *Table 8.48*, *Table 8.53* and *Table 8.55*.

Table 8.60 Distance Element Common Time Delay

Label	Prompt	Default Value	Increment
Z1D	Zone 1 Time Delay (OFF, 0.000–16000 cycles)	0.000	0.125
Z2D	Zone 2 Time Delay (OFF, 0.000–16000 cycles)	20.000	0.125
Z3D	Zone 3 Time Delay (OFF, 0.000–16000 cycles)	60.000	0.125
Z4D	Zone 4 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125
Z5D	Zone 5 Time Delay (OFF, 0.000–16000 cycles)	OFF	0.125

Make *Table 8.61* settings when Group setting ESOTF := Y.

Table 8.61 Switch-Onto-Fault Scheme

Label	Prompt	Default Value	Increment
ESPSTF	Single-Pole Switch-Onto-Fault (Y, N)	N	
EVRST	Switch-Onto-Fault Voltage Reset (Y, N)	N	
VRSTPU	Switch-Onto-Fault Reset Voltage (0.60–1.00 pu)	0.60–1.00 pu	0.01
52AEND	52A Pole Open Time Delay (OFF, 0.000–16000 cycles)	10.000	0.125
CLOEND	CLSMON or Single Pole Open Delay (OFF, 0.000–16000 cycles)	OFF	0.125
SOTFD	Switch-Onto-Fault Enable Duration (0.500–16000 cycles)	10.000	0.125
CLSMON	Close Signal Monitor (SELOGIC Equation)	NA	

Make *Table 8.62* settings only when Group setting EOOS := Y; the number of settings is dependent on Group settings E21P := 1–5 and E21G := 1–5.

Table 8.62 Out-of-Step Tripping/Blocking (Sheet 1 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
OOSB1	Block Zone 1 (Y, N)	Y	Y	
OOSB2	Block Zone 2 (Y, N)	Y	Y	
OOSB3	Block Zone 3 (Y, N)	Y	Y	
OOSB4	Block Zone 4 (Y, N)	N	N	
OOSB5	Block Zone 5 (Y, N)	N	N	
OSBD	Out-of-Step Block Time Delay (0.500–8000 cycles)	2.000	2.000	0.125
OSBLTCH	Latch Out-of-Step Blocking (Y, N)	N	N	
EOOST	Out-of-Step Tripping (N, I, O)	N	N	
OSTD	Out-of-Step Trip Delay (0.500–8000 cycles)	0.500	0.500	0.125
X1T7	Zone 7 Reactance—Top (0.05 to 140 Ω secondary) 5 A (0.25 to 700 Ω secondary) 1 A	23.0	115	0.01
X1T6	Zone 6 Reactance—Top (0.05 to 140 Ω secondary) 5 A (0.25 to 700 Ω secondary) 1 A	21.0	105	0.01
R1R7	Zone 7 Resistance—Right (0.05 to 140 Ω secondary) 5 A (0.25 to 700 Ω secondary) 1 A	23.0	115	0.01
R1R6	Zone 6 Resistance—Right (0.05 to 140 Ω secondary) 5 A (0.25 to 700 Ω secondary) 1 A	21.0	105	0.01
X1B7[a]	Zone 7 Reactance—Bottom (–0.05 to –140 Ω secondary) 5 A (–0.25 to –700 Ω secondary) 1 A	–23.0	–115	0.01
X1B6[a]	Zone 6 Reactance—Bottom (–0.05 to –140 Ω secondary) 5 A (–0.25 to –700 Ω secondary) 1 A	–21.0	–105	0.01

Table 8.62 Out-of-Step Tripping/Blocking (Sheet 2 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
R1L7[a]	Zone 7 Resistance—Left (–0.05 to –140 Ω secondary) 5 A (–0.25 to –700 Ω secondary) 1 A	–23.0	–115	0.01
R1L6[a]	Zone 6 Resistance—Left (–0.05 to –140 Ω secondary) 5 A (–0.25 to –700 Ω secondary) 1 A	–21.0	–105	0.01
50ABCP[a]	Positive-Sequence Current Supervision (1.00–100 A secondary) 5 A (0.20–20 A secondary) 1 A	1	0.2	0.01
50QUBP[a]	Negative-Sequence Current Supervision (OFF, 0.50–100 A secondary) 5 A (OFF, 0.10–20 A secondary) 1 A	OFF	OFF	0.01
UBD[a]	Negative-Sequence Current Unblock Delay (0.500–120 cycles)	0.500	0.500	0.125
UBOSBF[a]	Out-of-Step Angle Unblock Rate (1–10)	4	4	1
OOSPSC	Number of Pole Slips Before Tripping (1–10)	1	1	1

[a] Setting only available when Group setting EADVS := Y.

Make *Table 8.63* settings when Group setting ELOAD := Y.

Table 8.63 Load Encroachment

Label	Prompt	Default Value		Increment
		5 A	1 A	
ZLF	Forward Load Impedance (0.05–64 W secondary) 5 A (0.25–320 W secondary) 1 A	9.22	46.1	0.01
ZLR	Reverse Load Impedance (0.05–64 W secondary) 5 A (0.25–320 W secondary) 1 A	9.22	46.1	0.01
PLAF	Forward Load Positive Angle (–90 to +90 degrees)	30.0	30.0	0.1
NLAF	Forward Load Negative Angle (–90 to +90 degrees)	–30.0	–30.0	0.1
PLAR	Reverse Load Positive Angle (+90 to +270 degrees)	150.0	150.0	0.1
NLAR	Reverse Load Negative Angle (+90 to +270 degrees)	210.0	210.0	0.1

The number of over- and underpower elements available in *Table 8.64* and *Table 8.65* is dependent on Group setting E32P. When E32P := N, no settings are made for *Table 8.64* and *Table 8.65*.

Table 8.64 Over Power Elements (Sheet 1 of 2)

Setting	Prompt	Category/Range	Default Value
32OPO01	Over Power Op. Qty. Elem 01	OFF, 3PLF, 3QLF	OFF
32OPO02	Over Power Op. Qty. Elem 02	OFF, 3PLF, 3QLF	OFF

Table 8.64 Over Power Elements (Sheet 2 of 2)

Setting	Prompt	Category/Range	Default Value
32OPO03	Over Power Op. Qty. Elem 03	OFF, 3PLF, 3QLF	OFF
32OPO04	Over Power Op. Qty. Elem 04	OFF, 3PLF, 3QLF	OFF
32OPP01[a]	Over Power PU Elem 01 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	2000.00
32OPP02[a]	Over Power PU Elem 02 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	2000.00
32OPP03[a]	Over Power PU Elem 03 ([–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	2000.00
32OPP04[a]	Over Power PU Elem 04 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	2000.00
32OPD01	Over Power Delay Elem 01 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32OPD02	Over Power Delay Elem 02 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32OPD03	Over Power Delay Elem 03 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32OPD04	Over Power Delay Elem 04 (0.00–16000 cyc)	0.00–16000 cycles	0.25
E32OP01	Enable Over Power Elem 01 (SELOGIC Eqn)	SV	NA
E32OP02	Enable Over Power Elem 02 (SELOGIC Eqn)	SV	NA
E32OP03	Enable Over Power Elem 03 (SELOGIC Eqn)	SV	NA
E32OP04	Enable Over Power Elem 04 (SELOGIC Eqn)	SV	NA

[a] Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

Table 8.65 Under Power Elements

Setting	Prompt	Category/Range	Default Value
32UPO01	Under Power Op. Qty. Elem 01	OFF, 3PLF, 3QLF	OFF
32UPO02	Under Power Op. Qty. Elem 02	OFF, 3PLF, 3QLF	OFF
32UPO03	Under Power Op. Qty. Elem 03	OFF, 3PLF, 3QLF	OFF
32UPO04	Under Power Op. Qty. Elem 04	OFF, 3PLF, 3QLF	OFF
32UPP01[a]	Under Power PU Elem 01 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	5.00
32UPP02[a]	Under Power PU Elem 02 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	5.00
32UPP03[a]	Under Power PU Elem 03 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	5.00
32UPP04[a]	Under Power PU Elem 04 (–20000 to 20000 VA, sec)	–20000 to –5, 5 to 20000 VA, sec	5.00
32UPD01	Under Power Delay Elem 01 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32UPD02	Under Power Delay Elem 02 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32UPD03	Under Power Delay Elem 03 (0.00–16000 cyc)	0.00–16000 cycles	0.25
32UPD04	Under Power Delay Elem 04 (0.00–16000 cyc)	0.00–16000 cycles	0.25
E32UP01	Enable Under Power Elem 01 (SELOGIC Eqn)	SV	NA
E32UP02	Enable Under Power Elem 02 (SELOGIC Eqn)	SV	NA
E32UP03	Enable Under Power Elem 03 (SELOGIC Eqn)	SV	NA
E32UP04	Enable Under Power Elem 04 (SELOGIC Eqn)	SV	NA

[a] Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

The number of pickup settings in *Table 8.66* is dependent on Group setting E50P := 1–4. When E50P := N, no settings are made for *Table 8.66* through *Table 8.68*.

Table 8.66 Phase Instantaneous Overcurrent Pickup

Label	Prompt	Default Value		Increment
		5 A	1 A	
50P1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	10.0	2	0.01
50P2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50P3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50P4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Make corresponding zone *n* = 1–4 settings in *Table 8.67* and *Table 8.68* for any 50P*n*P settings that are made in *Table 8.66*.

Table 8.67 Phase Definite-Time Overcurrent Time Delay

Label	Prompt	Default Value	Increment
67P1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67P2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67P3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67P4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

Table 8.68 Phase Instantaneous Definite-Time Overcurrent Torque Control

Label[a]	Prompt	Default Value
67P1TC	Level 1 Torque Control (SELOGIC Equation)	1
67P2TC	Level 2 Torque Control (SELOGIC Equation)	1
67P3TC	Level 3 Torque Control (SELOGIC Equation)	1
67P4TC	Level 4 Torque Control (SELOGIC Equation)	1

[a] These settings cannot be set to NA or logical 0.

The number of pickup settings in *Table 8.69* is dependent on Group setting E50G := 1–4. When E50G := N, no settings are made for *Table 8.69* through *Table 8.71*.

Table 8.69 Residual Ground Instantaneous Overcurrent Pickup (Sheet 1 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
50G1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50G2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Table 8.69 Residual Ground Instantaneous Overcurrent Pickup (Sheet 2 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
50G3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50G4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Make corresponding zone *n* = 1–4 settings in *Table 8.70* and *Table 8.71* for any 50G*n*P settings that are made in *Table 8.69*.

Table 8.70 Residual Ground Definite-Time Overcurrent Time Delay

Label	Prompt	Default Value	Increment
67G1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67G2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67G3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67G4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

Table 8.71 Residual Ground Instantaneous Definite-Time Overcurrent Torque Control

Label[a]	Prompt	Default Value
67G1TC	Level 1 Torque Control (SELOGIC Equation)	1
67G2TC	Level 2 Torque Control (SELOGIC Equation)	1
67G3TC	Level 3 Torque Control (SELOGIC Equation)	1
67G4TC	Level 4 Torque Control (SELOGIC Equation)	1

[a] These settings cannot be set to NA or logical 0.

The number of pickup settings in *Table 8.72* is dependent on Group setting E50Q := 1–4. When E50Q := N, no settings are made for *Table 8.72* through *Table 8.74*.

Table 8.72 Negative-Sequence Instantaneous Overcurrent Pickup

Label	Prompt	Default Value		Increment
		5 A	1 A	
50Q1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Make corresponding zone *n* = 1–4 settings in *Table 8.73* and *Table 8.74* for any 50Q*n*P settings that are made in *Table 8.72*.

Table 8.73 Negative-Sequence Definite-Time Overcurrent Time Delay

Label	Prompt	Default Value	Increment
67Q1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

Table 8.74 Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control

Label[a]	Prompt	Default Value
67Q1TC	Level 1 Torque Control (SELOGIC Equation)	1
67Q2TC	Level 2 Torque Control (SELOGIC Equation)	1
67Q3TC	Level 3 Torque Control (SELOGIC Equation)	1
67Q4TC	Level 4 Torque Control (SELOGIC Equation)	1

[a] These settings cannot be set to NA or logical 0.

Make *Table 8.75* settings if EADVS = Y and the relay part number supports sub-cycle elements.

Table 8.75 High-Speed Instantaneous Directional Overcurrent[a]

Setting	Prompt	Default Value
50HSP	High Speed Ground Fault PU (OFF, (0.05–20) • I_{NOM} A, sec)	OFF
50HSPP	High Speed Phase Fault PU (OFF, (0.05–20) • I_{NOM} A, sec)	OFF
50HSTC	High Speed Torque Control (SELOGIC Equation)	1

[a] Available only in SEL-411L-1, and only when group setting EADVS := Y.

Table 8.76 Inverse Time-Overcurrent Elements

Setting	Prompt	Default Value
51O*xx*[a]	Inverse-Time Overcurrent *xx* Operate Quantity	LIMAXM
51P*xx*	Inverse-Time Overcurrent *xx* Pickup Value (SELmath Equation)	1.00
51C*xx*	Inverse-Time Overcurrent *xx* Curve Selection (U1–U5, C1–C5)	U1
51TD*xx*	Inverse-Time Overcurrent *xx* Time Dial (SELmath Equation)	1.00
51RS*xx*	Inverse-Time Overcurrent *xx* EM Reset (Y, N)	N
51TC*xx*	Inverse-Time Overcurrent *xx* Torque Control (SELOGIC Equation)	1.00

[a] *xx* = 01-10.

Make *Table 8.77* settings if E81 is not N.

Table 8.77 81 Elements

Label	Prompt	Default Value	Increment
81UVSP	81 Element Undervoltage Supervision (20.00-200 V, sec)	85	0.01
81D*n*P[a]	Level *n* Pickup (40.01-69.99 Hz)	61	0.01
81D*n*D[a]	Level *n* Time Delay (0.04-400 s)	2	0.01

[a] Where *n* is 1-6.

Make *Table 8.78* settings if E27 is not set to N.

Table 8.78 Undervoltage (27) Element *e*

Label[a]	Prompt	Default Value	Increment
27O*e*	Undervoltage *e* Operating Quantity	V1F1M	
27P*e*P1	Undervoltage *e* Level 1 Pickup (2.00–300 V, sec)	20	0.01
27TC*e*	Undervoltage *e* Torque Control (SELOGIC Equation)	1	
27P*e*D1	Undervoltage *e* Level 1 Delay (0.00–16000 cycles)	10	0.25
27P*e*P2	Undervoltage *e* Level 2 Pickup (2.00–300 V, sec)	15	0.01

[a] Where *e* is 1-6.

Make *Table 8.79* settings if E59 is not set to N.

Table 8.79 Overvoltage (59) Element

Label[a]	Prompt	Default Value	Increment
59O*e*	Overvoltage *e* Operating Quantity	V1F1M	
59P*e*P1	Overvoltage *e* Level 1 Pickup (2.00–300 V, sec)	76	0.01
59TC*e*	Overvoltage *e* Torque Control (SELOGIC Equation)	1	
59P*e*D1	Overvoltage *e* Level 1 Delay (0.00–16000 cycles)	10	0.25
59P*e*P2	Overvoltage *e* Level 2 Pickup (2.00–300 V, sec)	80	0.01

[a] Where *e* is 1-6.

Make *Table 8.80* settings if any of the Group settings E21P, E21G, E21XG, E50P, E50G or E50Q := 3, 4, or 5.

Table 8.80 Zone/Level Direction

Label	Prompt	Default Value
DIR3	Zone/Level 3 Directional Control (F, R)	R
DIR4	Zone/Level 4 Directional Control (F, R)	F
DIR5	Zone/Level 5 Directional Control (F, R)	F

Table 8.81 Directional Control Element (Sheet 1 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
ORDER	Ground Directional Element Priority (Combine Q, V, I)	QV	QV	
50FP[a]	Forward Directional Overcurrent Pickup (0.25–5 A secondary) 5 A (0.05–1 A secondary) 1 A	0.50	0.10	0.01
50RP[a]	Reverse Directional Overcurrent Pickup (0.25–5 A secondary) 5 A (0.05–1 A secondary) 1 A	0.25	0.05	0.01
Z2F[a]	Forward Directional Z2 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	–0.30	–1.50	0.01
Z2R[a]	Reverse Directional Z2 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	0.30	1.50	0.01

Table 8.81 Directional Control Element (Sheet 2 of 2)

Label	Prompt	Default Value		Increment
		5 A	1 A	
a2[a]	Positive-Sequence Restraint Factor, I2/I1 (0.02–0.50)	0.10	0.10	0.01
k2[a]	Zero-Sequence Restraint Factor, I2/I0 (0.10–1.20)	0.20	0.20	0.01
Z0F[a]	Forward Directional Z0 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	–0.30	–1.50	0.01
Z0R[a]	Reverse Directional Z0 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	0.30	1.50	0.01
a0[a]	Positive-Sequence Restraint Factor, I0/I1 (0.02–0.5)	0.10	0.10	0.01
E32IV	Zero-Sequence Voltage and Current Enable (SELOGIC Equation)	1	1	

[a] Setting only available when Group setting E32 := Y. Setting automatically calculated when E32 := AUTO or AUTO2.

Make the settings in *Table 8.82* if ETHRIEC := 1, 2, or 3.

Table 8.82 IEC Thermal (49) Elements 1-3 (Sheet 1 of 2)

Setting	Prompt	Default Value
THRO1	Thermal Model 1 Operating Quantity	IALRMS
THRO2	Thermal Model 2 Operating Quantity	IBLRMS
THRO3	Thermal Model 3 Operating Quantity	ICLRMS
IBAS1	Basic Current Value in PU 1 (0.1–3)	1.1
IBAS2	Basic Current Value in PU 2 (0.1–3)	1.1
IBAS3	Basic Current Value in PU 3 (0.1–3)	1.1
IEQPU1	Eq. Heating Current Pick Up Value in PU 1 (0.05–1)	0.05
IEQPU2	Eq. Heating Current Pick Up Value in PU 2 (0.05–1)	0.05
IEQPU3	Eq. Heating Current Pick Up Value in PU 3 (0.05–1)	0.05
KCONS1	Basic Current Correction Factor 1 (0.50–1.5)	1
KCONS2	Basic Current Correction Factor 2 (0.50–1.5)	1
KCONS3	Basic Current Correction Factor 3 (0.50–1.5)	1
TCONH1	Heating Thermal Time Constant 1 (1–500 min)	60
TCONH2	Heating Thermal Time Constant 2 (1–500 min)	60
TCONH3	Heating Thermal Time Constant 3 (1–500 min)	60
TCONC1	Cooling Thermal Time Constant 1 (1–500 min)	60
TCONC2	Cooling Thermal Time Constant 2 (1–500 min)	60
TCONC3	Cooling Thermal Time Constant 3 (1–500 min)	60
THLA1	Thermal Level Alarm Limit 1 (1.00–100%)	50
THLA2	Thermal Level Alarm Limit 2 (1.00–100%)	50
THLA3	Thermal Level Alarm Limit 3 (1.00–100%)	50
THLT1	Thermal Level Trip Limit 1 (1.00–100%)	80

Table 8.82 IEC Thermal (49) Elements 1-3 (Sheet 2 of 2)

Setting	Prompt	Default Value
THLT2	Thermal Level Trip Limit 2 (1.00–100%)	80
THLT3	Thermal Level Trip Limit 3 (1.00–100%)	80

Table 8.83 Thermal Ambient Compensation

Setting	Prompt	Default Value
TAMB	Ambient Temp. Meas. Probe (OFF, RTD01–RTD12)	OFF
TMAX1	Maximum Temperature of the Equipment 1 (80–300 C)	155
TMAX2	Maximum Temperature of the Equipment 2 (80–300 C)	155
TMAX3	Maximum Temperature of the Equipment 3 (80–300 C)	155

Table 8.84 Pole-Open Detection

Label	Prompt	Default Value	Increment
EPO	Pole Open Detection (52, V)	52	
27PO	Undervoltage Pole Open Threshold (1–200 V)	40	1
SPOD	Single-Pole Open Dropout Delay (0.000–60 cycles)	0.500	0.125
3POD	Three-Pole Open Dropout Delay (0.000–60 cycles)	0.500	0.125

Make *Table 8.85* settings if Group setting ECOMM := POTT, POTT2, POTT3, DCUB1, or DCUB2. Some settings are not required for every mode.

Table 8.85 POTT Trip Scheme (Sheet 1 of 2)

Label	Prompt	Default Value	Increment
Z3RBD	Zone 3 Reverse Block Time Delay (0.000–16000 cycles)	5.000	0.125
EBLKD	Echo Block Time Delay (OFF, 0.000–16000 cycles)	10.000	0.125
ETDPU	Echo Time Delay Pickup (OFF, 0.000–16000 cycles)	2.000	0.125
EDURD	Echo Duration Time Delay (0.000–16000 cycles)	4.000	0.125
EWFC	Weak Infeed Trip (Y, N, SP)	N	
27PWI	Weak Infeed Phase Undervoltage Pickup (1.0–200 V secondary)	47	0.1
27PPW	Weak Infeed Phase-to-Phase Undervoltage Pickup (1.0–300 V secondary)	80	0.1
59NW	Weak Infeed Zero-Sequence Overvoltage Pickup (1.0–200 V secondary)	5	0.1
PT1	General Permissive Trip Received (SELOGIC Equation)	IN202 AND PLT02	
PT3	Three-Pole Permissive Trip Received (SELOGIC Equation)	NA	
PTA	A-Phase Permissive Trip Received (SELOGIC Equation)	NA	
PTB	B-Phase Permissive Trip Received (SELOGIC Equation)	NA	
PTC	C-Phase Permissive Trip Received (SELOGIC Equation)	NA	

Table 8.85 POTT Trip Scheme (Sheet 2 of 2)

Label	Prompt	Default Value	Increment
EPTDIR	Enable Directional Element Permissive Trip (Y,N)	N	
PTDIR	Dir. Ele. Permissive Trip Recvd (SELOGIC Equation)	NA	
COMZDTC	Dir. Ele. Comm.-Assisted Trip Enable (SELOGIC Equation)	NA	

Make *Table 8.86* settings if Group setting ECOMM := DCUB1 or DCUB2.

Table 8.86 DCUB Trip Scheme

Label	Prompt	Default Value	Increment
GARD1D	Guard Present Security Delay (0.000–16000 cycles)	120.000	0.125
UBDURD	DCUB Disabling Time Delay (0.000–16000 cycles)	180.000	0.125
UBEND	DCUB Duration Time Delay (0.000–16000 cycles)	20.000	0.125
PT2	Channel 2 Permissive Trip Received (SELOGIC Equation)	NA	
LOG1	Channel 1 Loss-of-Guard (SELOGIC Equation)	NA	
LOG2	Channel 2 Loss-of-Guard (SELOGIC Equation)	NA	

Make *Table 8.87* settings if Group setting ECOMM := DCB.

Table 8.87 DCB Trip Scheme

Label	Prompt	Default Value	Increment
Z3XPU	Zone 3 Reverse Pickup Time Delay (0.000–16000 cycles)	1.000	0.125
Z3XD	Zone 3 Reverse Dropout Delay (0.000–16000 cycles)	6.000	0.125
BTXD	Block Trip Receive Extension Time (0.000–16000 cycles)	1.000	0.125
21SD	Zone 2 Distance Short Delay (0.000–16000 cycles)	2.000	0.125
67SD	Level 2 Overcurrent Short Delay (0.000–16000 cycles)	2.000	0.125
BT	Block Trip Received (SELOGIC Equation)	NA	

Make *Table 8.88* settings if Group settings EBFL1 := 1 or 2, or EBFL2 := 1 or 2.

Table 8.88 Breaker 1 Failure Logic (and Breaker 2 Failure Logic) (Sheet 1 of 2)

Label[a]	Prompt	Default Value		Increment
		5 A	1 A	
50FP1	Phase Fault Current Pickup—BK1 (0.50–50 A secondary) 5 A (0.10–10 A secondary) 1 A	6.00	1.20	0.01
BFPU1	Breaker Failure Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125
SPBFPU1[b]	SPT Breaker Fail. Time Delay—BK1 (0.000–6000 cyc)	6.000	6.000	0.125
RTPU1	Retrip Time Delay—BK1 (0.000–6000 cycles)	3.000	3.000	0.125
RT3PPU1[b]	Three-Pole Retrip Time Delay—BK1 (0.000–6000 cyc)	3.000	3.000	0.125
BFI3P1	Three-Pole Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	

Table 8.88 Breaker 1 Failure Logic (and Breaker 2 Failure Logic) (Sheet 2 of 2)

Label[a]	Prompt	Default Value		Increment
		5 A	1 A	
BFIA1	A-Phase Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
BFIB1	B-Phase Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
BFIC1	C-Phase Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
BFIDO1	Breaker Fail Initiate Dropout Delay—BK1 (0.000–1000 cycles)	1.500	1.500	0.125
BFISP1	Brkr Fail Init Seal-in Delay—BK1 (0.000–1000 cyc)	2.000	2.000	0.125
ENCBF1	No Current/Residual Current Logic—BK1 (Y, N)	N	N	
50RP1	Residual Current Pickup—BK1 (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	1.00	0.20	0.01
NPU1	No Current Brkr Fail. Delay—BK1 (0.000–6000 cyc)	12.000	12.000	0.125
BFIN1	No Current Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
ELCBF1	Load Current Breaker Failure Logic—BK1 (Y, N)	N	N	
50LP1	Phase Load Current Pickup—BK (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	0.50	0.10	0.01
LCPU1	Load Pickup Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125
BFILC1	Breaker Failure Load Current Initiate—BK1 (SELOGIC Equation)	NA	NA	
EFOBF1	Flashover Breaker Failure Logic—BK1 (Y, N)	N	N	
50FO1	Flashover Current Pickup—BK1 (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	0.50	0.10	0.01
FOPU1	Flashover Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125
BLKFOA1	Block A-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BLKFOB1	Block B-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BLKFOC1	Block C-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BFTR1	Breaker Failure Trip—BK1 (SELOGIC Equation)	NA	NA	
BFULTR1	Breaker Failure Unlatch Trip—BK1 (SELOGIC Equation)	NA	NA	

[a] Replace 1 with 2 in the setting label for Breaker 2.

[b] Setting only available when EBFL1 := 2 or EBFL2 := 2.

Make *Table 8.89* settings if Group settings E25BK1 := Y or E25BK2 := Y.

Table 8.89 Synchronism-Check Element Reference

Label	Prompt	Default Value	Increment
EISYNC	Enable Independent Synch Check Elements (Y,N)	N	
SYNCP[a]	Synchronism Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY	
25VL	Voltage Window Low Threshold (20.0–200 V secondary)	55.0	0.1
25VH	Voltage Window High Threshold (20.0–200 V secondary)	70.0	0.1
25VDIF	Synchronism Voltage Difference (5.0–200 V, sec)	10.0	0.1

[a] Hidden if EISYNC = Y.

Make *Table 8.90* settings if Group setting E25BK1 := Y.

Table 8.90 Breaker 1 Synchronism Check (Sheet 1 of 2)

Label	Prompt	Default Value	Increment
SYNCP1[a]	BK1 Synch Reference (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAY	
KP1M[a]	BK1 Ref Src Ratio Factor (0.10-3.00)	1	0.01
KP1A[a]	BK1 Ref Src Angle Shift (0, 30,...,330 deg)	0	30
ALTP11[a]	BK1 Alt Ref Source Selection Logic 1 (SELOGIC Equation)	NA	
ASYNP11[b]	BK1 Alt Ref Source 1 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VBZ	
AKP11M[b]	BK1 Alt Ref Src 1 Ratio Factor (0.10-3.00)	1	0.01
AKP11A[b]	BK1 Alt Ref Src 1 Angle Shift (0, 30,...,330 deg)	0	30
ALTP12[b]	BK1 Alt Ref Source Selection Logic 2 (SELOGIC Equation)	NA	
ASYNP12[c]	BK1 Alt Ref Source 2 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VCZ	
AKP12M[c]	BK1 Alt Ref Src 2 Ratio Factor (0.10-3.00)	1	0.01
AKP12A[c]	BK1 Alt Ref Src 2 Angle Shift (0, 30,...,330 deg)	0	30
SYNCS1	Synch Source 1 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAZ	
KS1M	Synchronism Source 1 Ratio Factor (0.10–3)	1.00	0.01
KS1A	Synchronism Source 1 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30
ALTS1	Alternative Synch Source 1 (SELOGIC Equation)	NA	
ASYNCS1[d]	Alt Synch Source 1 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAZ	
AKS1M[d]	Alt Synch Source 1 Ratio Factor (0.10-3.00)	1	0.01
AKS1A[d]	Alt Synch Source 1 Angle Shift (0,30,....330 deg)	0	30
25SFBK1	Maximum Slip Frequency—BK1 (OFF, 0.005–0.5 Hz)	0.050	0.001
ANG1BK1	Maximum Angle Difference 1—BK1 (3.0–80 degrees)	10.0	0.1

Table 8.90 Breaker 1 Synchronism Check (Sheet 2 of 2)

Label	Prompt	Default Value	Increment
ANG2BK1	Maximum Angle Difference 2—BK1 (3.0–80 degrees)	10.0	0.1
TCLSBK1	Breaker 1 Close Time (1.00–30 cycles)[e]	8.00	0.25
BSYNBK1	Block Synchronism Check—BK1 (SELOGIC Equation)	NA	

[a] Hidden if EISYNC = N.
[b] Hidden if EISYNC = N or ALTP11 = NA.
[c] Hidden if EISYNC = N or ALTP11 or ALTP12 = NA.
[d] Hidden if ALTS1 = NA.
[e] Hide if 25SFBK1 = OFF.

Make *Table 8.91* settings if Group setting E25BK2 := Y.

Table 8.91 Breaker 2 Synchronism Check (Sheet 1 of 2)

Label	Prompt	Default Value	Increment
SYNCP2[a]	BK2 Synch Reference (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAY	
KP2M[a]	BK2 Ref Src Ratio Factor (0.10-3.00)	1	0.01
KP2A[a]	BK2 Ref Src Angle Shift (0, 30,...,330 deg)	0	30
ALTP21[a]	BK2 Alt Ref Source Selection Logic 1 (SELOGIC Equation)	NA	
ASYNP21[b]	BK2 Alt Ref Source 1 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAZ	
AKP21M[b]	BK2 Alt Ref Src 1 Ratio Factor (0.10-3.00)	1	0.01
AKP21A[b]	BK2 Alt Ref Src 1 Angle Shift (0, 30,...,330 deg)	0	30
ALTP22[b]	BK2 Alt Ref Source Selection Logic 2 (SELOGIC Equation)	NA	
ASYNP22[c]	BK2 Alt Ref Source 2 (VAY,VBY,VCY,VAZ,VBZ,VCZ)	VAZ	
AKP22M[c]	BK2 Alt Ref Src 2 Ratio Factor (0.10-3.00)	1	0.01
AKP22A[c]	BK2 Alt Ref Src 2 Angle Shift (0, 30,...,330 deg)	0	30
SYNCS2	Synchronism Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBZ	
KS2M	Synchronism Source 2 Ratio Factor (0.10–3)	1.00	0.01
KS2A	Synchronism Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30
ALTS2	Alternative Synchronism Source 2 (SELOGIC Equation)	NA	
ASYNCS2[d]	Alternative Synchronism Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCZ	
AKS2M[d]	Alternative Synchronism Source 2 Ratio Factor (0.10–3)	1.00	0.01
AKS2A[d]	Alternative Synchronism Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30
25SFBK2	Maximum Slip Frequency—BK2 (OFF, 0.005–0.5 Hz)	0.050	0.001
ANG1BK2	Maximum Angle Difference 1—BK2 (3.0–80 degrees)	10.0	0.1

Table 8.91 Breaker 2 Synchronism Check (Sheet 2 of 2)

Label	Prompt	Default Value	Increment
ANG2BK2	Maximum Angle Difference 2—BK2 (3.0–80 degrees)	10.0	0.1
TCLSBK2	Breaker 2 Close Time (1.00–30 cycles)[e]	8.00	0.25
BSYNBK2	Block Synchronism Check—BK2 (SELOGIC Equation)	NA	

[a] Hidden if EISYNC = N.
[b] Hidden if EISYNC = N or ALTP21 = NA.
[c] Hidden if EISYNC = N or ALTP21 or ALTP22 = N.
[d] Hidden if ALTS2 = NA.
[e] Hide if 25SFBK2 = OFF.

Make *Table 8.92* through *Table 8.94* settings if Group settings E79 := Y or Y1 or EMANCL := Y. The number of settings also depends on the Global settings NUMBK := 1 or 2, BK1TYP := 1 or 3, and BK2TYP := 1 or 3.

Table 8.92 Recloser and Manual Closing (Sheet 1 of 2)

Label[a]	Prompt	Default Value	Increment
NSPSHOT	Number of Single-Pole Reclosures (N, 1, 2)	N	
ESPR1	Single-Pole Reclose Enable—BK1 (SELOGIC Equation)	NA	
ESPR2	Single-Pole Reclose Enable—BK2 (SELOGIC Equation)	NA	
N3PSHOT	Number of Three-Pole Reclosures (N, 1–4)	2	
E3PR1	Three-Pole Reclose Enable—BK1 (SELOGIC Equation)	PLT06	
E3PR2	Three-Pole Reclose Enable—BK2 (SELOGIC Equation)	PLT06	
TBBKD	Time Between Breakers for Automatic Reclose (1–99999 cycles)	300	1
BKCFD	Breaker Close Failure Delay (OFF, 1–99999 cycles)	300	1
SLBK1	Lead Breaker = Breaker 1 (SELOGIC Equation)	1	
SLBK2	Lead Breaker = Breaker 2 (SELOGIC Equation)	NA	
FBKCEN	Follower Breaker Closing Enable (SELOGIC Equation)	1	
ULCL1	Unlatch Closing for Breaker 1 (SELOGIC Equation)	52AA1 AND 52AB1 AND 52AC1	
ULCL2	Unlatch Closing for Breaker 2 (SELOGIC Equation)	52AA2 AND 52AB2 AND 52AC2	
79DTL	Recloser Drive to Lockout (SELOGIC Equation)	NA	
79BRCT	Block Reclaim Timer (SELOGIC Equation)	NA	
BK1MCL	Breaker 1 Manual Close (SELOGIC Equation) 8 pushbuttons 12 pushbuttons 12 pushbuttons and auxiliary TRIP/CLOSE pushbuttons	 (CC1 OR PB7_PUL) AND PLT04 (CC1 OR PB11PUL) AND PLT04 CC1 AND PLT04	

Table 8.92 Recloser and Manual Closing (Sheet 2 of 2)

Label[a]	Prompt	Default Value	Increment
BK2MCL	Breaker 2 Manual Close (SELOGIC Equation)	NA	
3PMRCD	Manual Close Reclaim Time Delay (1–99999 cycles)	900	1
BK1CLSD	BK1 Reclose Supervision Delay (OFF, 1–99999 cycles)	7200	1
BK2CLSD	BK2 Reclose Supervision Delay (OFF, 1–99999 cycles)	7200	1

[a] Adjust all timers in 1-cycle steps.

Table 8.93 Single-Pole Reclose Settings

Label[a]	Prompt	Default Value	Increment
SPOISC	Single-Pole Open Interval Supervision (SELOGIC Equation)[b]	1	
SPOISD	Single-Pole Open Interval Supervision Delay (OFF, 1–99999 cycles)	1	1
SPOID	Single-Pole Open Interval Delay (1–99999 cycles)	60	1
SPRCD	Single-Pole Reclaim Time Delay (1–99999 cycles)	900	1
SPRI	Single-Pole Reclose Initiation (SELOGIC Equation)	SPT	
SP1CLS	Single-Pole BK1 Reclose Supervision (SELOGIC Equation)[b]	1	
SP2CLS	Single-Pole BK2 Reclose Supervision (SELOGIC Equation)[b]	1	

[a] Adjust all timers in 1-cycle steps.

[b] These settings cannot be set to NA or logical 0.

Table 8.94 Three-Pole Reclose Settings (Sheet 1 of 2)

Label[a]	Prompt	Default Value	Increment
3PRIH	Three-Pole Reclose Open Failure Delay (OFF, 1–99999)	15	1
3POISC	Three-Pole Open Interval Supervision (SELOGIC Equation)[b]	1	
3POISD	Three-Pole Open Interval Supervision Delay (OFF, 1–99999 cycles)	1	1
3POID1	Three-Pole Open Interval 1 Delay (1–99999 cycles)	180	1
3POID2	Three-Pole Open Interval 2 Delay (1–99999 cycles)	180	1
3POID3	Three-Pole Open Interval 3 Delay (1–99999 cycles)	180	1
3POID4	Three-Pole Open Interval 4 Delay (1–99999 cycles)	180	1
3PFARC	Three-Pole Fast Automatic Reclose Enable (SELOGIC Equation)	NA	
3PFOID	Three-Pole Fast Open Interval Delay (1–99999 cycles)	60	1
3PRCD	Three-Pole Reclaim Time Delay (1–99999 cycles)	900	1

Table 8.94 Three-Pole Reclose Settings (Sheet 2 of 2)

Label[a]	Prompt	Default Value	Increment
3PRI	Three-Pole Reclose Initiation (SELOGIC Equation)	3PT AND NOT (M2PT OR Z2GT OR M3PT OR Z3GT OR SOTFT)	
79SKP	Skip Reclosing Shot (SELOGIC Equation)	NA	
3P1CLS	Three-Pole BK 1 Reclose Supervision (SELOGIC Equation)[b]	1	
3P2CLS	Three-Pole BK 2 Reclose Supervision (SELOGIC Equation)[b]	1	

[a] Adjust all timers in 1-cycle steps.
[b] These settings cannot be set to NA or logical 0.

Make *Table 8.95* settings if Group settings E79 := Y or Y1 or EMANCL := Y.

Table 8.95 Voltage Elements

Label	Prompt	Default Value	Increment
EVCK	Reclosing Voltage Check (Y, N)	N	
27LP	Dead Line Voltage (1.0–200 V secondary)	14.0	0.1
59LP	Live Line Voltage (1.0–200 V secondary)	53.0	0.1
27BK1P	Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)	14.0	0.1
59BK1P	Breaker 1 Live Busbar Voltage (1.0–200 V secondary)	53.0	0.1
27BK2P	Breaker 2 Dead Busbar Voltage (1.0–200 V secondary)	14.0	0.1
59BK2P	Breaker 2 Live Busbar Voltage (1.0–200 V secondary)	53.0	0.1

Make *Table 8.96* settings if Group setting EDEM := THM or ROL.

Table 8.96 Demand Metering

Label	Prompt	Default Value		Increment
		5 A	1 A	
DMTC	Demand Metering Time Constant (5, 10, ..., 300 minutes)	15	15	5
PDEMP	Phase Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01
GDEMP	Residual Ground Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01
QDEMP	Negative-Sequence Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01

Table 8.97 Fault Locator Settings (Sheet 1 of 2)

Name	Prompt	Default Value		Increment
		1A	5A	
Z1RTMAG[a]	Positive-Sequence Line Impedance Magnitude Relay to Tap Point (0.00-255 ohms, secondary)	39	7.80	0.01
Z1RTANG[b]	Positive-Sequence Line Impedance Angle Relay to Tap Point (5.00–90 deg)	84.00	84.00	0.01
Z0RTMAG[c]	Zero-Sequence Line Impedance Magnitude Relay to Tap Point (0.00–255 ohms, secondary)	124	24.80	0.01

Table 8.97 Fault Locator Settings (Sheet 2 of 2)

Name	Prompt	Default Value		Increment
		1A	5A	
Z0RTANG[d]	Zero-Sequence Line Impedance Angle Relay to Tap Point (5.00–90 deg)	81.50	81.50	0.01
LLR	Length (0.10–999)	100.00	100.00	0.01
Z1TTMAG[e]	Positive-Sequence Line Impedance Magnitude Tap 1 to Tap 2 (0.00–255 ohms, secondary)	0.00	0.00	0.01
Z1TTANG[e]	Positive-Sequence Line Impedance Angle Tap 1 to Tap 2 (5.00–90 deg)	84.00	84.00	0.01
Z0TTMAG[e]	Zero-Sequence Line Impedance Magnitude Tap 1 to Tap 2 (0.00–255 ohms, secondary)	0.00	0.00	0.01
Z0TTANG[e]	Zero-Sequence Line Impedance Angle Tap 1 to Tap 2 (5.00–90 deg)	81.50	81.50	0.01
LLT[e]	Line Length Tap 1 to Tap 2 (0.10–999)	0.10	0.10	0.01
STRTID[e]	Remote Relay Connected to Same Tap (1–3)	2	2	1

[a] This setting is hidden if E87CH = 2SS, 2SD or 2E. In this case, Z1RTMAG := Z1MAG.
[b] This setting is hidden if E87CH = 2SS, 2SD or 2E. In this case, Z1RTANG := Z1ANG.
[c] This setting is hidden if E87CH = 2SS, 2SD or 2E. In this case, Z0RTMAG := Z0MAG.
[d] This setting is hidden if E87CH = 2SS, 2SD or 2E. In this case, Z0RTANG := Z0ANG.
[e] These settings are only available if E87CH = 4E.

The TW fault location is enabled only if EFLOC = Y, ETWFL = Y, and E87XFMR = N.

Table 8.98 Traveling-Wave Fault Locator Settings

Name	Prompt	Default	Increment
LLUNIT	Line Length Units (mi, km)	mi	
TWLL	Line Length for TW Fault Location (0.2–1000)	100	0.01
SCBL	Secondary Cable Length (0–2000)[a]	150	1
LPVEL	Propagation Velocity (pu of speed of light) (0.10000–1)	0.98000	0.00001
TWCOMI	Combine Currents for TW (Equ. CT Cable Len.) (Y/N)	N	
TWALTI	Alternate TW Current Source (SELOGIC Equation)	N/A	
TWFLIF	Internal Fault Condition for TWFL (SELOGIC Eq.)	(COMPRM OR 87OP OR Z1P OR Z1G) AND TRIP	

[a] Unit is yards when LLUNIT is mi, otherwise is meters.

For best results in dual-breaker applications, use the same CT cable length for both CTs in the SCBL setting. If you have unequal CT cable lengths, use the average length of the two CT cables when calculating the CT cable propagation time.

If a port is configured for MBGA or MBGB communications and the corresponding group setting EMBA or EMBB is enabled then make the settings shown in *Table 8.99*.

Table 8.99 MIRRORED BITS Communications Settings (Sheet 1 of 2)

Label	Prompt	Default Value
TX_IDA	MIRRORED BITS ID of This Device (1–4)	2
RX_IDA	MIRRORED BITS ID of Device Receiving From (1–4)	1
TX_IDB	MIRRORED BITS ID of This Device (1–4)	2

Table 8.99 MIRRORED BITS Communications Settings (Sheet 2 of 2)

Label	Prompt	Default Value
RX_IDB	MIRRORED BITS ID of Device Receiving From (1–4)	1
TMB*m*A[a]	Transmit MIRRORED BITS (SELOGIC Equation)	NA
RMB*m*A[a]	Transmit MIRRORED BITS (SELOGIC Equation)	NA

[a] Where *m* is 1–8.

Table 8.100 Trip Logic

Label	Prompt	Default Value	Increment
TR	Trip (SELOGIC Equation)	Z1P OR Z1G OR M2PT OR Z2GT	
TRCOMM	Communications-Assisted Trip (SELOGIC Equation)	(Z2P OR Z2G) AND PLT02	
TRCOMMD	Directional Element Communications-Assisted Trip (SELOGIC Equation)	NA	
TRSOTF	Switch-Onto-Fault Trip (SELOGIC Equation)	50P1 OR Z2P OR Z2G	
DTA	Direct Transfer Trip A-Phase (SELOGIC Equation)	NA	
DTB	Direct Transfer Trip B-Phase (SELOGIC Equation)	NA	
DTC	Direct Transfer Trip C-Phase (SELOGIC Equation)	NA	
E87DTT	Enable 87 Direct Transfer Trip (SELOGIC Equation)	1	
E51DTT	Enable 51 Element Direct Transfer Trip (Y,N)	N	
BK1MTR	Breaker 1 Manual Trip—BK1 (SELOGIC Equation) No auxiliary **TRIP/CLOSE** pushbuttons With auxiliary **TRIP/CLOSE** pushbuttons	 OC1 OR PB12PUL OC1	
BK2MTR	Breaker 2 Manual Trip—BK2 (SELOGIC Equation)	NA	
ULTR	Unlatch Trip (SELOGIC Equation)	TRGTR	
ULMTR1	Unlatch Manual Trip—BK1 (SELOGIC Equation)	NOT (52AA1 AND 52AB1 AND 52AC1)	
ULMTR2	Unlatch Manual Trip—BK2 (SELOGIC Equation)	1	
TOPD	Trip During Open Pole Time Delay (2.000–8000 cycles)	2.000	0.125
TULO	Trip Unlatch Option (1, 2, 3, 4)	3	
Z2GTSP	Zone 2 Ground Distance Time Delay for Single-Pole Tripping (Y, N)	N	
67QGSP	Zone 2 Directional Negative-Sequence/Residual Overcurrent Single-Pole Trip (Y, N)	N	
TDUR1D	Single-Pole Trip Minimum Trip Duration Time Delay (2.000–8000 cycles)	6.000	0.125
TDUR3D	Three-Pole Trip Minimum Trip Duration Time Delay (2.000–8000 cycles)	12.000	0.125
E3PT	Three-Pole Trip Enable (SELOGIC Equation)	1	
E3PT1	Breaker 1 Three-Pole Trip (SELOGIC Equation)	1	
E3PT2	Breaker 2 Three-Pole Trip (SELOGIC Equation)	1	
ER	Event Report Trigger Equation (SELOGIC Equation)	R_TRIG Z2P OR R_TRIG Z2G OR R_TRIG 51S01 OR R_TRIG Z3P OR R_TRIG Z3G OR Z3G	

Protection Freeform SELOGIC Control Equations

Protection freeform SELOGIC control equations are in classes 1–6 corresponding to settings Groups 1–6 (see *Section 13: SELOGIC Control Equation Programming in the SEL-400 Series Relays Instruction Manual*).

Table 8.101 only shows the factory-default protection freeform SELOGIC control equations. As many as 250 lines of freeform equations may be entered in each of six settings groups, although the actual maximum capacity may be less. See *SELOGIC Control Equation Capacity on page 13.5 in the SEL-400 Series Relays Instruction Manual* for more information.

Table 8.101 Protection Freeform SELOGIC Control Equations

Label	Default Value
PLT01S	PB1_PUL AND NOT PLT01 # 87L ENABLED
PLT01R	PB1_PUL AND PLT01
PLT02S	PB2_PUL AND NOT PLT02 # COMM SCHEME ENABLED
PLT02R	PB2_PUL AND PLT02
PLT04S	PB4_PUL AND NOT PLT04 # RELAY TEST MODE
PLT04R	PB4_PUL AND PLT04
PLT06S	PB6_PUL AND NOT PLT06 # MANUAL CLOSE ENABLED
PLT06R	PB6_PUL AND PLT06
PLT07S	PB7_PUL AND NOT PLT07 # RECLOSE ENABLED
PLT07R	PB7_PUL AND PLT07

Automation Freeform SELOGIC Control Equations

See *Automation Freeform SELOGIC Control Equations on page 12.22 in the SEL-400 Series Relays Instruction Manual* for a description of automation SELOGIC control equations. The SEL-411L-0 supports a single block of 100 lines; the SEL-411L-1 supports 10 blocks of 100 lines.

Output Settings

Output Settings on page 12.22 in the SEL-400 Series Relays Instruction Manual contains a description of the relay's output settings. This subsection describes SEL-411L default values.

The SEL-411L does not support any outputs on the main board.

Table 8.102 Interface Board #1 (Sheet 1 of 2)

Label	Default Value
OUT201	(3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP
OUT202	(3PT OR TPA1) AND NOT PLT04 #THREE POLE TRIP
OUT203	BK1CL AND NOT PLT04 #BREAKER CLOSE COMMAND
OUT204	KEY AND PLT02 AND NOT PLT04 #KEY TX

Table 8.102 Interface Board #1 (Sheet 2 of 2)

Label	Default Value
OUT205	NA
OUT206	87TOUT
OUT207	PLT04 #RELAY TEST MODE
OUT215	NOT (SALARM OR HALARM)
OUT209–OUT210	NA

All additional interface board outputs default to NA.

Front-Panel Settings

See *Front-Panel Settings on page 12.16 in the SEL-400 Series Relays Instruction Manual* for a complete description of front-panel settings. This subsection lists the SEL-411L-specific default settings values.

Table 8.103 Front-Panel Settings (Sheet 1 of 3)

Label	Default Value
FP_TO	15
EN_LEDC	G
TR_LEDC	R
PB1_LED	PLT01 #87L ENABLED
PB1_COL	AO
PB2_LED	PLT02 #COMM SCHEME ENABLED
PB2_COL	AO
PB3_LED	NOT SG1 #ALT SETTINGS
PB3_COL	AO
PB4_LED	PLT04 #RELAY TEST MODE
PB4_COL	AO
PB5_LED	NOT E3PT #SPT ENABLED
PB5_COL	AO
PB6_LED	PLT06 #MANUAL CLOSE ENABLED
PB6_COL	AO
PB7_LED	PLT07 #RECLOSE ENABLED
PB7_COL	AO
PB8_LED	NA
PB8_COL	AO
PB9_LED[a]	NA
PB9_COL[a]	AO
PB10LED[a]	NA
PB10COL[a]	AO
PB11LED[a]	52ACL1 and 52BCL1 and 52CCL1 #BREAKER CLOSED
PB11COL[a]	RO

Table 8.103 Front-Panel Settings (Sheet 2 of 3)

Label	Default Value
PB12LED[a]	NOT (52ACL1 and 52BCL1 and 52CCL1) #BREAKER OPEN
PB12COL[a]	GO
T1_LED	(87OP or Z1P or Z1G) and NOT (SOTFT OR TLED_3)
T1LEDL	Y
T1LEDC	RO
T2_LED	(Z2PT OR Z2GT OR Z3PT OR Z3GT OR Z4PT OR Z4GT) AND NOT (TLED_1 OR TLED_3 OR TLED_4)
T2LEDL	Y
T2LEDC	RO
T3_LED	COMPRM AND NOT (Z1P OR Z1G OR TLED_1 OR SOTFT)
T3LEDL	Y
T3LEDC	RO
T4_LED	SOTFT
T4LEDL	Y
T4LEDC	RO
T5_LED	(Z1P OR Z1G) AND NOT (TLED_6 OR TLED_7 OR TLED_8)
T5LEDL	Y
T5LEDC	RO
T6_LED	(Z2P OR Z2G) AND NOT (Z1P OR Z1G OR TLED_5 OR TLED_7 OR TLED_8)
T6LEDL	Y
T6LEDC	RO
T7_LED	(Z3P OR Z3G) AND NOT (Z1P OR Z2P OR Z1G OR Z2G OR TLED_5 OR TLED_6 OR TLED_8)
T7LEDL	Y
T7LEDC	RO
T8_LED	(Z4P OR Z4G) AND NOT (Z1P OR Z2P OR Z3P OR Z1G OR Z2G OR Z3G OR TLED_5 OR TLED_6 OR TLED_7)
T8LEDL	Y
T8LEDC	RO
T9_LED	(PHASE_A AND NOT 87FTS) OR FTSA
T9LEDL	Y
T9LEDC	RO
T10_LED	(PHASE_B AND NOT 87FTS) OR FTSB
T10LEDL	Y
T10LEDC	RO
T11_LED	(PHASE_C AND NOT 87FTS) OR FTSC
T11LEDL	Y
T11LEDC	RO
T12_LED	(GROUND AND NOT 87FTS) OR FTSG
T12LEDL	Y
T12LEDC	RO

Table 8.103 Front-Panel Settings (Sheet 3 of 3)

Label	Default Value
T13_LED	87OP OR 87DTTI
T13LEDL	Y
T13LEDC	RO
T14_LED	87LST
T14LEDL	N
T14LEDC	RO
T15_LED	87CH1AL or 87CH2AL or 87CH3AL or 87CH1FB or 87CH2FB or 87CH3FB
T15LEDL	N
T15LEDC	RO
T16_LED	NA
T16LEDL	N
T16LEDC	RO
T17_LED[b]	BK1RS
T17LEDL[b]	N
T17LEDC[b]	RO
T18_LED[b]	BK1LO
T18LEDL[b]	N
T18LEDC[b]	RO
T19_LED[b]	79CY1 OR 79CY3
T19LEDL[b]	N
T19LEDC[b]	RO
T20_LED[b]	25A1BK1
T20LEDL[b]	N
T20LEDC[b]	RO
T21_LED[b]	50P1 OR 50P2 OR 50P3 OR 50P4 OR 50Q1 OR 50Q2 OR 50Q3 OR 50Q4 OR 50G1 OR 50G2 OR 50G3 OR 50G4
T21LEDL[b]	Y
T21LEDC[b]	RO
T22_LED[b]	51T01 OR 51T02 OR 51T03 OR 51T04 OR 51T05 OR 51T06 OR 51T07 OR 51T08 OR 51T09 OR 51T10
T22LEDL[b]	Y
T22LEDC[b]	RO
T23_LED[b]	LOP
T23LEDL[b]	N
T23LEDC[b]	RO
T24_LED[b]	TIRIG
T24LEDL[b]	N
T24LEDC[b]	RO

[a] PB9–PB12 settings are only available on 12-pushbutton models.

[b] T17–T24 settings are only available on 12-pushbutton models.

The SEL-411L contains all of the selectable screen choices listed in *Table 12.30 in the SEL-400 Series Relays Instruction Manual* except DIFF and ZONECFG.

Report Settings

The SEL-411L contains the report settings described in *Report Settings on page 12.23 in the SEL-400 Series Relays Instruction Manual*.

Port Settings

The SEL-411L port settings are as described in *Port Settings on page 12.6 in the SEL-400 Series Relays Instruction Manual*.

IP Configuration

The fast message read data access settings listed in *Table 8.104* are all included in the SEL-411L.

Table 8.104 MIRRORED BITS Protocol Default Settings

Label	Default Value
MBANA1	LIAFM
MBANA2	LIBFM
MBANA3	LICFM
MBANA4	VAFM
MBANA5	VBFM
MBANA6	VCFM
MBANA7	VABRMS

DNP3 Settings—Custom Maps

The SEL-411L DNP3 custom map settings operate as described in *DNP3 Settings—Custom Maps on page 12.15 in the SEL-400 Series Relays Instruction Manual*. See *Section 10: Communications Interfaces* in this manual to see the default map configuration.

Bay Settings

Table 8.105 Bay Settings (Sheet 1 of 2)

Label	Prompt	Default Value
MIMIC	Busbar One-line Screen Number (1–999)	9
BAYNAME	Bay Label *b* (max 20 characters)	BAY 1
BAYLAB*x*[a]	Bay Label *b* (max 35 pixels, 5–9 characters)	LABEL *x*

Table 8.105 Bay Settings (Sheet 2 of 2)

Label	Prompt	Default Value
EPOLDIS	Enable Single-Pole Discrepancy Logic (Y, N)	Y
BUSNAM*x*[a]	Busbar *b* Name (max 40 pixels, 6–10 characters)	BUSNAM *x*
B*y*HMINM[b]	Breaker *y* HMI Name (max 17 pixels, 3–4 characters)	BK*y*
B*z*CTLNM[c]	Breaker *z* Cntl. Scr. Name (max 15 characters)	Breaker *z*
52*y*CLSM[b]	Breaker *y* Close Status (SELOGIC Equation)	52ACL*y* 523CLSM = NA
52*y*_ALM[b]	Breaker *y* Alarm Status (SELOGIC Equation)	52AAL*y* 523_ALM = NA
52*y*_RACK[b]	Breaker *y* Racked Status (SELOGIC Equation)	1
52*y*_TEST[b]	Breaker *y* Test Status (SELOGIC Equation)	0
D*r*HMIN[d]	Disconnect *m* HMI Name (max 17 pixels, 3–4 characters)[e]	SW[*m*]
D*r*CTLN[d]	Disconnect *m* Control Scr. Name (max 15 char.)[e]	BB [*m*]
89AM*r*[d]	Disconnect *m* N/O Contact (SELOGIC Equation)[e]	1
89BM*r*[d]	Disconnect *m* N/C Contact (SELOGIC Equation)[e]	0
89ALP*r*[d]	Disconnect *m* Alarm Pickup Delay (1–99999 cyc)[e]	300
89CCN*r*[d]	Dis. *m* Remote Close Control (SELOGIC Equation)[e]	89CC*r*
89OCN*r*[d]	Dis. *m* Remote Open Control (SELOGIC Equation)[e]	89OC*r*
89CTL*r*[d]	Dis. *m* Front Panel Ctl. Enable (SELOGIC Equation)[e]	1
89CST*r*[d]	Dis. *m* Close Seal-in Time (OFF, 1–99999 cyc)[e]	280
89CIT*r*[d]	Dis. *m* Close Immobility Time (OFF, 1–99999 cyc)[e]	20
89CRS*r*[d]	Disconnect *m* Close Reset (SELOGIC Equation)[e]	89CL*r* OR 89CSI*r*
89CBL*r*[d]	Disconnect [*m*] Close Block (SELOGIC Equation)[e]	NA
89OST*r*[d]	Dis. *m* Open Seal-in Time (OFF, 1–99999 cyc)[e]	280
89OIT*r*[d]	Dis. *m* Open Immobility Time (OFF, 1–99999 cyc)[e]	20
89ORS*r*[d]	Disconnect *m* Open Reset (SELOGIC Equation)[e]	89OPN*r* OR 89OSI*r*
89OBL*r*[d]	Disconnect *m* Open Block (SELOGIC Equation)[e]	NA
89CIR*r*[d]	Dis. *m* Close Immob. Time Reset (SELOGIC Equation)[e]	NOT 89OPN*r*
89OIR*r*[d]	Dis. *m* Open Immob. Time Reset (SELOGIC Equation)[e]	NOT 89CL*r*
MDELE*n*[f]	Analog Quantity	<Blank>
MDNAM*x*[a]	Pre-text	<Blank>
MDSET*x*[a]	Text Formatting {w.d}	<Blank>
MDCLR*x*[a]	Post-text	
MDSCA*x*[a]	Scale Format {s}	1
LOCAL	Local Control (SELOGIC Equation)	NA

[a] *x* = 1–9.
[b] *y* = 1–3.
[c] *z* = 1–2.
[d] *r* = 01–10.
[e] *m* = 1–10.
[f] *n* = 1–24.

Notes Settings

Use the Notes settings like a text pad to leave notes about the relay in Notes area of the relay. See *Notes Settings on page 12.25 in the SEL-400 Series Relays Instruction Manual* for additional information on the Notes settings.

SECTION 9

ASCII Command Reference

You can use a communications terminal or terminal emulation program to set and operate the relay. This section explains the commands that you send to the SEL-411L relay by using SEL ASCII communications protocol. The relay responds to commands such as settings, metering, and control operations.

This section lists all the commands supported by the relay, but most are described in *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual*. This section provides information on commands and command options that are unique to the SEL-411L.

This section lists ASCII commands alphabetically. Commands, command options, and command variables that you enter are shown in bold. Lower case italic letters and words in a command represent command variables that you determine based on the application (for example, circuit Breaker Number *n* = 1 or 2, Remote Bit number *nn* = 01–32, and level).

Command options appear with brief explanations about the command function. Refer to the references listed with the commands for more information on the relay function corresponding to the command or examples of the relay response to the command.

You can simplify the task of entering commands by shortening any ASCII command to the first three characters; for example, **ACCESS** becomes **ACC**. Always send a carriage return <CR> character, or a carriage return character followed by a line feed character <CR><LF> to command the relay to process the ASCII command. Usually, most terminals and terminal programs interpret the **<Enter>** key as a <CR>. For example, to send the **ACCESS** command, type **ACC <Enter>**.

Tables in this section show the access level(s) where the command or command option is active. Access levels in the relay are Access Level 0, Access Level 1, Access Level B (breaker), Access Level P (protection), Access Level A (automation), Access Level O (output), and Access Level 2.

Description of Commands

Table 9.1 lists all the commands supported by the relay with the corresponding links to the descriptions in *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual*.

Command List

Table 9.1 SEL-411L List of Commands (Sheet 1 of 2)

Command	Location of Command in *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual*
2ACCESS	*2ACCESS on page 14.1*
89CLOSE *n*	*89CLOSE n on page 14.2* (The SEL-411L supports 10 disconnects.)
89OPEN *n*	*89OPEN n on page 14.2* (The SEL-411L supports 10 disconnects.)
AACCESS	*AACCESS on page 14.3*
ACCESS	*ACCESS on page 14.3*
BACCESS	*BACCESS on page 14.3*
BNAME	*BNAME on page 14.4*
BREAKER	*BREAKER on page 14.4* (The SEL-411L supports two circuit breakers, designated 1 and 2.)
CAL	*CAL on page 14.5*
CASCII	*CASCII on page 14.5*
CBREAKER	*CBREAKER on page 14.6* (The SEL-411L supports two circuit breakers, designated 1 and 2.)
CEVENT	*CEVENT on page 14.6* (In the SEL-411L, CEV L provides an 8 sample/cycle large resolution event report.)
CHISTORY	*CHISTORY on page 14.11*
CLOSE *n*	*CLOSE n on page 14.11* (The SEL-411L supports two circuit breakers, designated 1 and 2.)
COM	*COMMUNICATIONS on page 14.12* (The SEL-411L also provides a COM 87L option.)
COM 87L	See *COM 87L on page 9.4* in this section.
CONTROL *nn*	*COM SV on page 14.16*
COPY	*COPY on page 14.25*
CPR	*CPR on page 14.26*
CSER	*CSER on page 14.26*
CSTATUS	*CSTATUS on page 14.28*
CSUMMARY	*CSUMMARY on page 14.28*
DATE	*DATE on page 14.29*
DNAME X	*DNAME X on page 14.30*
DNP	*DNP on page 14.30*
ETHERNET	*ETHERNET on page 14.30*
EVENT	*EVENT on page 14.31* (The SEL-411Lsupports large resolution event reports of 8 samples/cycle.)
EXIT	*EXIT on page 14.35*
FILE	*FILE on page 14.35*
GOOSE	*GOOSE on page 14.36*
GROUP	*GROUP on page 14.39*
HELP	*HELP on page 14.40*
HISTORY	*HISTORY on page 14.40*
ID	*ID on page 14.41*
IRIG	*IRIG on page 14.42*
LOOPBACK	*LOOPBACK on page 14.43*
MAC	*MAC on page 14.44*
MAP	*MAP on page 14.45*

Table 9.1 SEL-411L List of Commands (Sheet 2 of 2)

Command	Location of Command in *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual*
MET	*METER on page 14.45* (See *MET on page 9.4* in this section.)
MET AMV	*MET AMV on page 14.46*
MET ANA	*MET ANA on page 14.46*
MET BAT	*MET BAT on page 14.46* (The SEL-411L provides battery metering for two battery monitor channels.)
MET D	*MET M on page 14.47*
MET DIF	See *MET DIF on page 9.5* in this section.
MET E	See *MET E on page 9.6* in this section.
MET M	*MET M on page 14.47*
MET PM	*MET PM on page 14.47*
MET PMV	*MET PMV on page 14.48*
MET RMS	See *MET RMS on page 9.6* in this section.
MET RTC	*MET RTC on page 14.49*
MET SYN	See *MET SYN on page 9.6* in this section.
MET T	*MET T on page 14.49*
OACCESS	*OACCESS on page 14.49*
OPEN *n*	*OPEN n on page 14.50* (The SEL-411L supports two circuit breakers, designated 1 and 2.)
PACCESS	*PACCESS on page 14.50*
PASSWORD	*PASSWORD on page 14.50*
PING	*PING on page 14.51*
PORT	*PORT on page 14.51* (The SEL-411L has additional PORT command capabilities. See *PORT on page 9.7* in this section.)
PROFILE	*PROFILE on page 14.53*
PULSE	*PULSE on page 14.53*
QUIT	*QUIT on page 14.54*
RTC	*RTC on page 14.54*
SER	*SER on page 14.54*
SET	*SET on page 14.56* (*Table 9.7* lists the options available in the SEL-411L.)
SHOW	*SHOW on page 14.58* (*Table 9.8* lists the class and instance options available in the SEL-411L.)
SNS	*SNS on page 14.58*
STATUS	*STATUS on page 14.58*
SUMMARY	*SUMMARY on page 14.60*
TARGET	*TARGET on page 14.61*
TEC	*TEC on page 14.62*
TEST DB	*TEST DB on page 14.63*
TEST DB2	*TEST DB2 on page 14.64*
TEST FM	*TEST FM on page 14.65*
TIME	*TIME on page 14.69*
TRIGGER	*TRIGGER on page 14.71*
VECTOR	*VECTOR on page 14.71*
VERSION	*VERSION on page 14.71*
VIEW	*VIEW on page 14.72*

COMMUNICATIONS

COM 87L

Use the **COM 87L** command to display the status report of the active protection communications channels, and to delete and reset communications statistics and recording information.

Table 9.2 COM 87L Command

Command	Description	Access Level
COM 87L	Display status report for all active 87L channels	1,B,P,A,O,2
COM 87L C or **R**	Clear status report statistics for all active 87L channels	P,A,O,2
COM 87L FILES C or **R**	Delete 87L channel recording files	P,A,O,2
COM 87L WD C or **R**	Clear both stages of 87L watchdog counters	P,A,O,2

The **COMMUNICATIONS** command displays communications statistics for the MIRRORED BITS communications channels. For more information on MIRRORED BITS communications, see *SEL MIRRORED BITS Communication on page 15.34 in the SEL-400 Series Relays Instruction Manual*.

METER

The **METER** command displays reports about quantities the relay measures in the power system (voltages, currents, frequency, remote analogs, and so on) and internal relay operating quantities (math variables and synchronism-check values).

LINE, **BK1**, and **BK2** command options generally measure feeder lines parameters and circuit breaker currents, depending on relay configuration.

MET

Use the **MET** command to view fundamental metering quantities. The relay filters harmonics and subharmonics to present only measured quantities at the power system fundamental operating frequency.

Table 9.3 MET Command

Command	Description	Access Level
MET	Display Line fundamental metering data.	1, B, P, A, O, 2
MET *k*	Display Line fundamental metering data successively for *k* times.	1, B, P, A, O, 2
MET BK*n*	Display Circuit Breaker *n* fundamental metering data.	1, B, P, A, O, 2
MET BK*n k*	Display Circuit Breaker *n* fundamental metering data successively for *k* times.	1, B, P, A, O, 2

The **MET** command without options defaults to the LINE fundamental metering data. Specify Circuit Breaker 1 and Circuit Breaker 2 by using the BK1 and BK2 command options, respectively.

Some situations require that you repeatedly monitor the power system for a brief period; specify a number after any **MET** command to automatically repeat the command.

MET DIF

Use the **MET DIF** command to display differential metering information. Information includes the communications channel status, the availability of the 87L function, whether the terminal is in stub bus, current values and angles of the local terminal, all remote terminals, differential vales and alpha plane values.

Table 9.4 MET DIF Command

Command	Description	Access Level
MET DIF	Display status report for all active 87L channels.	1, B, P, A, O, 2

```
==>>MET DIF <Enter>

Relay 1                                  Date: 11/23/2011  Time: 12:16:23.763
Station A                                Serial Number: 0000000000

87L Communication: Master
87L Function: Available
Stub Bus:      Disabled

                                Local Terminal
                 IA        IB        IC          I1        3I2       3I0
MAG (pu)         1.387     0.989     0.990       1.122     0.399     0.396
ANG (DEG)        -0.13   -119.96    120.13        0.00     -0.87     -0.47
THROUGH (pu)     1.389     1.001     1.001                 0.398     0.398

                               Remote Terminal 1
                 IA        IB        IC          I1        3I2       3I0
MAG (pu)         1.195     0.994     0.995       1.061     0.202     0.199
ANG (DEG)       -65.69    174.39     54.52      -65.59    -66.57    -66.29
THROUGH (pu)     1.205     1.001     1.001                 0.204     0.197

                               Differential
                 IA        IB        IC                    3I2       3I0
MAG (pu)         2.173     1.666     1.668                 0.516     0.511
ANG (DEG)       -30.17   -152.88     87.24                -21.82    -21.25

                               Alpha Plane
                 87LA      87LB      87LC                  87LQ      87LG
k                0.844     0.952     0.958                 0.503     0.502
alpha (DEG)     -66.44     67.30     67.06                -66.27    -65.79

==>>
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

(Capture when 87kF, 87kQ and 87kG are forced to zero)

==>>MET DIF <Enter>

Relay 1                                  Date: 11/23/2011  Time: 12:17:55.524
Station A                                Serial Number: 0000000000

87L Communication: Master
87L Function: Available
Stub Bus:      Disabled

                                Local Terminal
                 IA        IB        IC          I1        3I2       3I0
MAG (pu)         1.981     0.989     0.990       1.320     0.993     0.990
ANG (DEG)        -0.14   -119.92    120.20        0.00     -0.47     -0.38
THROUGH (pu)     2.001     1.001     1.001                 1.001     1.001
```

Figure 9.1 Response to the MET DIF Command

```
                                Remote Terminal 1
                 IA         IB         IC          I1        3I2        3I0
MAG (pu)       1.991      0.993      0.994       1.326      0.999      0.995
ANG (DEG)      -0.56    -120.45     119.68       -0.47      -0.81      -0.67
THROUGH (pu)   2.001      1.001      1.001                  1.007      1.001

                                Differential
                 IA         IB         IC                    3I2        3I0
MAG (pu)       3.972      1.982      1.984                  1.992      1.985
ANG (DEG)      -0.35    -120.18     119.94                   -0.64      -0.52

                                Alpha Plane
               87LA       87LB       87LC                   87LQ       87LG
k              0.000      0.000      0.000                  0.000      0.000
alpha (DEG)     0.00       0.00       0.00                   0.00       0.00

==>>
```

Figure 9.1 Response to the MET DIF Command (Continued)

MET E

Use the **MET E** command to view the energy import and export quantities.

Table 9.5 MET E Command

Command	Description	Access Level
MET E	Display Line energy metering data.	1, B, P, A, O, 2
MET E *k*	Display Line energy metering data successively for *k* times.	1, B, P, A, O, 2
MET RE	Reset Line energy metering data.	P, A, O, 2

The reset command, **MET RE**, resets the Line, BK1, and BK2 energy metering quantities. When you issue the **MET RE** command, the relay responds with `Reset Energy Metering (Y/N)?` If you answer **Y <Enter>**, the relay responds with `Energy Metering Reset`.

MET RMS

Use the **MET RMS** command to view rms (root-mean-square) metering quantities. The relay includes power system harmonics and subharmonics in rms quantities.

Table 9.6 MET RMS Command

Command[a]	Description	Access Level
MET RMS	Display Line rms metering data.	1, B, P, A, O, 2
MET RMS *k*	Display Line rms metering data successively for *k* times.	1, B, P, A, O, 2
MET BK*n* RMS	Display Circuit Breaker *n* rms metering data.	1, B, P, A, O, 2
MET BK*n* RMS *k*	Display Circuit Breaker *n* rms metering data successively for *k* times.	1, B, P, A, O, 2

[a] Parameter *n* is 1 or 2 to indicate Circuit Breaker 1 or Circuit Breaker 2.

MET SYN

Use the **MET SYN** command to view the synchronism-check reference voltage, normalized source voltages, angles, and slip calculations. If you have not enabled the synchronism-check function, the relay responds with `Synchronism Check Element Is Not Available`. (Enable synchronism check with the Global settings E25BK1, E25BK2, and NUMBK).

PORT

In addition to connecting over MIRRORED BITS ports, the SEL-411L also supports connecting to a remote relay over 87L serial communications channels. To use this feature, use BAY1 or BAY2 as the parameter to the **PORT** command to connect to the remote relay on the selected port.

SET

Table 9.7 lists the options specifically available in the SEL-411L.

Table 9.7 SET Command Overview

Command	Description	Access Level
SET	Set the Group relay settings, beginning at the first setting in the active group.	P, 2
SET *n* [a]	Set the Group *n* relay settings, beginning at the first setting in each instance.	P, 2
SET A	Set the Automation SELOGIC control equation relay settings in Block 1.	A, 2
SET A *n* [b]	Set the Automation SELOGIC control equation relay settings in Block *n*.	A, 2
SET B	Bay control settings, beginning at the first setting in this class.	P, A, O, 2
SET D	Set the DNP3 remapping settings, beginning at the first setting in this class for instance 1.	P, A, O, 2
SET D *instance*	Set the DNP3 remapping settings beginning at the first setting of *instance* (1–5).	P, A, O, 2
SET F	Set the front-panel relay settings, beginning at the first setting in this class.	P, A, O, 2
SET G	Set the Global relay settings, beginning at the first setting in this class.	P, A, O, 2
SET L	Set the Protection SELOGIC control equation relay settings for the active settings group.	P, 2
SET L *n* [c]	Set the Protection SELOGIC relay settings for Instance *n*, which is Group *n*.	P, 2
SET M	Set the Breaker Monitor relay settings, beginning at the first setting in this class.	P, 2
SET N	Enter text using the text-edit format.	P, A, O, 2
SET O	Set the Output SELOGIC control equation relay settings, beginning at OUT201.	O, 2
SET P	Set the port presently in use, beginning at the first setting for this port.	P, A, O, 2
SET P *p* [d]	Set the communications Port relay settings for Port *p*, beginning at the first setting for this port.	P, A, O, 2
SET R	Set the Report relay settings, beginning at the first setting for this class.	P, A, O, 2
SET T	Set the alias settings.	P, A, O, 2

[a] Parameter *n* = 1–6, representing Group 1–6.
[b] Parameter *n* = 1–10, representing Block 1–10.
[c] Parameter *n* = 1–6 for Protection Groups 1–6.
[d] Parameter *p* = 1–3, F, or 5, corresponding to PORT 1–PORT 3, PORT F, or PORT 5.

SHOW

Table 9.8 lists the class and instance options available in the SEL-411L.

Table 9.8 SHO Command Overview

Command	Description	Access Level
SHO[a]	Show the Group relay settings, beginning at the first setting in the active group.	1, B, P, A, O, 2
SHO *n*[a]	Show the Group *n* relay settings, beginning at the first setting in each instance.	1, B, P, A, O, 2
SHO A[b]	Show the Automation SELOGIC control equation relay settings in Block 1.	1, B, P, A, O, 2
SHO A *n*[b]	Show the Automation SELOGIC control equation relay settings in Block *n*.	1, B, P, A, O, 2
SHO B	Show the Bay Control relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
SHO D	Show the DNP3 remapping settings for instance 1.	P, A, O, 2
SHO D *instance*	Show the DNP3 remapping settings for *instance* (1–5).	P, A, O, 2
SHO F	Show the front-panel relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
SHO G	Show the Global relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
SHO L[c]	Show the Protection SELOGIC control equation relay settings for the active group.	1, B, P, A, O, 2
SHO L *n*[c]	Show the Protection SELOGIC control equation relay settings for Instance *n*, which is Group *n*.	1, B, P, A, O, 2
SHO M	Show the Breaker Monitor relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
SHO N	Show notes in the relay.	1, B, P, A, O, 2
SHO O	Show the Output SELOGIC control equation relay settings, beginning at OUT201.	1, B, P, A, O, 2
SHO P[d]	Show the relay settings for the port presently in use, beginning at the first setting.	1, B, P, A, O, 2
SHO P *p*[d]	Show the communications Port relay settings for Port *p*, beginning at the first setting for this port.	1, B, P, A, O, 2
SHO R	Show the Report relay settings, beginning at the first setting for this class.	1, B, P, A, O, 2
SHO T	Show the alias settings.	1, B, P, A, O, 2

[a] Parameter *n* = 1–6, representing Group 1–6.
[b] Parameter *n* = 1–10 for Block 1–6.
[c] Parameter *n* = 1–6 for Group 1–6.
[d] Parameter *p* = 1–3, F, and 5 which corresponds to PORT 1–PORT 3, PORT F, and PORT 5.

SECTION 10

Communications Interfaces

Section 15: Communications Interfaces–Section 19: Remote Data Acquisition in the SEL-400 Series Relays Instruction Manual describe the various communications interfaces and protocols used in SEL-400 series products. This section describes aspects of the communications protocols that are unique to the SEL-411L relay. The following topics are discussed:

- *Ethernet Communication on page 10.1*
- *Virtual File Interface on page 10.1*
- *Communications Database on page 10.2*
- *DNP3 Communication on page 10.10*
- *IEC 61850 Communication on page 10.23*
- *Synchrophasors on page 10.38*

Ethernet Communication

NOTE: The Port 5 NETPORT setting determines the port pair to use for Station Bus communication. IP-based network traffic and GOOSE network traffic are transmitted and received on these ports. The remaining port pair is used for Process Bus communication, through which only 87L and future Sampled Value (SV) network traffic are transmitted and received. Take care not to use the same VLAN tags for outgoing 87L and outgoing GOOSE data to avoid mixing Process bus traffic with Station bus traffic. However, the VLAN IDs of incoming GOOSE data can be the same as outgoing 87L VLAN IDs.

The SEL-411L Ethernet ports operate in pairs: 5A and 5B, or 5C and 5D. Their functionality is determined by the NETPORT setting and the hardware available on those ports.

The Station Bus ports are designated by the NETPORT setting. For example, if NETPORT = A or B, the Station Bus ports are 5A and 5B; otherwise, the Station Bus ports are 5C and 5D. The Station Bus ports operate as described in *Section 15: Communications Interfaces in the SEL-400 Series Relay Instruction Manual* for standard Ethernet, DNP3, or optional IEC 61850 communication. If PTP functionality is desired, then the NETPORT setting must be either A or B, as only these ports have the required interfaces for hardware time-stamping (see *Precision Time Protocol (PTP) on page 15.16 in the SEL-400 Series Relays Instruction Manual* for more information on PTP Time Synchronization). The NETMODE setting configures the redundancy of these ports. If NETMODE is set to SWITCHED, then PTP functionality is not available.

The Process Bus ports are the pair not chosen by the NETPORT setting. These are the ports used for 87L Ethernet communications. Designed for redundancy, they operate in immediate FAILOVER mode, equivalent to an FTIME setting of 0.

Virtual File Interface

In addition to the files and directories described in the *SEL-400 Series Relay Instruction Manual*, the SEL-411L supports one additional directory, as shown in *Table 10.1*.

Table 10.1 Virtual File Structure

Directory	Usage	Access Level
COMMS	87L Channel recording files	1

Comms Directory

The COMMS directory contains 87L communications channel recording files. The relay generates recording files for all enabled 87L serial channels. The file time stamp is the (local) time of the rising edge of the 87CHTRG setting that generated the recording file. *Table 10.2* shows an example COMMS directory filename.

Table 10.2 COMMS Directory Filename

Filename	Description
110224,110552334,0,CHL1,TX.87L	110224 = date (February 24, 2011) 110552334 = UTC trigger time (11:05:52.334) 0 = GMT Time Offset CHL1 = Channel from which the data were recorded (1 or 2) TX = Direction of data stream with respect to local relay (TX or RX) 87L = File extension indicating 87L communications channel recording file

Communications Database

The relay maintains a database of key relay data for access via the Fast Message Data Access (see *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31 in the SEL-400 Series Relays Instruction Manual* for more information). The SEL-2032 Communications Processor and SEL Real-Time Automation Controller (RTAC) can use this for data access. The database includes the regions and data described in *Table 10.3*. Use the **MAP** and **VIEW** commands to display maps and contents of the database regions. See *Section 9: ASCII Command Reference* for more information on the **MAP** and **VIEW** commands.

Table 10.3 Relay Database Regions

Region Name	Contents	Update Rate
LOCAL	Relay identification data including FID, Relay ID, Station ID, and active protection settings group	Updated on settings change and whenever monitored values change
METER	Metering and measurement data	0.5 s
DEMAND	Demand and peak demand measurement data	15 s
TARGET	Selected rows of Relay Word bit data	0.5 s
HISTORY	Relay event history records for the 10 most recent events	Within 15 s of any new event
BREAKER	Circuit breaker monitor summary data	15 s
STATUS	Self-test diagnostic status data	5 s
ANALOGS	Protection and automation math variables	0.5 s

Data within the Ethernet card regions are available for access by external devices via the SEL Fast Message protocol.

The LOCAL region contains the device FID, SID, and RID. It will also provide appropriate status points. This region is updated on settings changes and whenever monitored status points change (see *Table 10.4*).

Table 10.4 Relay Database Structure—LOCAL Region

Address (Hex)	Name	Type	Description
0000	FID	char[48]	FID string
0030	BFID	char[48]	SELboot FID string
0060	SER_NUM	char[16]	Device serial number, from factory settings
0070	PART_NUM	char[24]	Device part number, from factory settings
0088	CONFIG	char[8]	Device configuration string (as reported in **ID** command)
0090	SPECIAL	char[8]	Special device configuration string (as reported in **ID** command)
0098	DEVICE_ID	char[40]	Relay ID setting, from Global settings
00C0	NODE_ID	char[40]	Station ID from Global settings
00E8	GROUP	int	Active group
00E9	STATUS	int	Bit map of status flags: 0 for okay, 1 for failure

The METER region contains all the basic meter and energy information. This region is updated every 0.5 seconds. See *Table 10.5* for the Map.

Table 10.5 Relay Database Structure—METER Region (Sheet 1 of 3)

Address (Hex)	Name	Type	Description
1000	_YEAR	int	4-Digit year when data were sampled
1001	DAY_OF_YEAR	int	1–366 Day when data were sampled
1002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,00)
1004	FREQ	float	System frequency
1006	VDC1	float	Battery 1 voltage
1008	VDC2	float	Battery 2 voltage
100A, 100C	IA1	float[2]	Line A-Phase current magnitude and phase
100E, 1010	IB1	float[2]	Line B-Phase current magnitude and phase
1012, 1014	IC1	float[2]	Line C-Phase current magnitude and phase
1016, 1018	I0_1	float[2]	Line Terminal W 0-sequence current magnitude and phase
101A, 101C	I1_1	float[2]	Line 1-sequence current magnitude and phase
101E, 1020	I2_1	float[2]	Line 2-sequence current magnitude and phase
1022, 1024	IA2	float[2]	Breaker 1 A-Phase current magnitude and phase
1026, 1028	IB2	float[2]	Breaker 1 B-Phase current magnitude and phase
102A, 102C	IC2	float[2]	Breaker 1 C-Phase current magnitude and phase
102E, 1030	IA3	float[2]	Breaker 2 A-Phase current magnitude and phase
1032, 1034	IB3	float[2]	Breaker 2 B-Phase current magnitude and phase
1036, 1038	IC3	float[2]	Breaker 2 C-Phase current magnitude and phase

Table 10.5 Relay Database Structure—METER Region (Sheet 2 of 3)

Address (Hex)	Name	Type	Description
103A, 103C	VA	float[2]	A-Phase voltage magnitude and phase
103E, 1040	VB	float[2]	B-Phase voltage magnitude and phase
1042, 1044	VC	float[2]	C-Phase voltage magnitude and phase
1046, 1048	V0	float[2]	0-Sequence voltage magnitude and phase
104A, 104C	V1	float[2]	1-Sequence voltage magnitude and phase
104E, 1050	V2	float[2]	2-Sequence voltage magnitude and phase
1052	VP	float	Polarizing voltage magnitude
1054	VS1	float	Synchronizing Voltage 1 magnitude
1056	VS2	float	Synchronizing Voltage 2 magnitude
1058	ANG1_DIF	float	VS1 and VP angle difference, in degrees
105A	VS1_SLIP	float	VS1 frequency slip with respect to VP, in HZ
105C	ANG2_DIF	float	VS2 and VP angle difference, in degrees
105E	VS2_SLIP	float	VS2 frequency slip with respect to VP, in HZ
1060	PA	float	A-Phase real power
1062	PB	float	B-Phase real power
1064	PC	float	C-Phase real power
1066	P	float	Total real power
1068	QA	float	A-Phase reactive power
106A	QB	float	B-Phase reactive power
106C	QC	float	C-Phase reactive power
106E	Q	float	Total reactive power
1070	SA	float	A-Phase apparent power, if available
1072	SB	float	B-Phase apparent power, if available
1074	SC	float	C-Phase apparent power, if available
1076	S	float	Total apparent power
1078	PFA	float	A-Phase power factor
107A	PFB	float	B-Phase power factor
107C	PFC	float	C-Phase power factor
107E	PF	float	Three-phase power factor
1080	PEA	float	Positive A-Phase energy in KWh
1082	PEB	float	Positive B-Phase energy in KWh
1084	PEC	float	Positive C-Phase energy in KWh
1086	PE	float	Total positive energy in KWh
1088	NEA	float	Negative A-Phase energy in KWh
108A	NEB	float	Negative B-Phase energy in KWh
108C	NEC	float	Negative C-Phase energy in KWh
108E	NE	float	Total negative energy in KWh
1090	87IAD	float	A-Phase differential meter (87IADM, 87IADA)
1094	87IBD	float	B-Phase differential meter (87IBDM, 87IBDA)
1098	87ICD	float	C-Phase differential meter (87ICDM, 87ICDA)

Table 10.5 Relay Database Structure—METER Region (Sheet 3 of 3)

Address (Hex)	Name	Type	Description
109C	87IQD	float	Negative-sequence differential meter (87IQDM, 87IQDA)
10A0	87IGD	float	Ground differential meter (87IGDM, 87IGDA)

The DEMAND region contains demand and peak demand information. This region is updated every 15 seconds. See *Table 10.6* for the Map.

Table 10.6 Relay Database Structure—DEMAND Region

Address (Hex)	Name	Type	Description
2000	_YEAR	int	4-Digit year when data were sampled
2001	DAY_OF_YEAR	int	1–366 Cay when data were sampled
2002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,00)
2004	IA	float	A-Phase demand current
2006	IB	float	B-Phase demand current
2008	IC	float	C-Phase demand current
200A	I0	float	0-Sequence demand current
200C	I2	float	2-Sequence demand current
200E	PA	float	A-Phase demand real power
2010	PB	float	B-Phase demand real power
2012	PC	float	C-Phase demand real power
2014	P	float	Total demand real power
2016	SA	float	A-Phase demand apparent power
2018	SB	float	B-Phase demand apparent power
201A	SC	float	C-Phase demand apparent power
201C	S	float	Total demand apparent power
201E	PK_IA	float	A-Phase demand current
2020	PK_IB	float	B-Phase demand current
2022	PK_IC	float	C-Phase demand current
2024	PK_I0	float	0-Sequence demand current
2026	PK_I2	float	2-Sequence demand current
2028	PK_PA	float	A-Phase demand real power
202A	PK_PB	float	B-Phase demand real power
202C	PK_PC	float	C-Phase demand real power
202E	PK_P	float	Total demand real power
2030	PK_SA	float	A-Phase demand apparent power
2032	PK_SB	float	B-Phase demand apparent power
2034	PK_SC	float	C-Phase demand apparent power
2036	PK_S	float	Total demand apparent power

The TARGET region contains the entire visible Relay Word plus the rows designated specifically for the TARGET region. This region is updated every 0.5 seconds. See *Table 10.7* for the Map. See *Section 11: Relay Word Bits* for detailed information on the Relay Word bits.

Table 10.7 Relay Database Structure—TARGET Region

Address (Hex)	Name	Type	Description
3000	_YEAR	int	4-Digit year when data were sampled
3001	DAY_OF_YEAR	int	1–366 Day when data were sampled
3002	TIME (ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
3004	TARGET	char[~240]	Entire Relay Word with bit labels

The HISTORY region contains all information available in a History report for the most recent 10 events. This region is updated within 15 seconds of any new events. See *Table 10.8* for the Map.

Table 10.8 Relay Database Structure—HISTORY Region

Address (Hex)	Name	Type	Description
4000	_YEAR	int	4-Digit year when data were sampled
4001	DAY_OF_YEAR	int	1–366 Day when data were sampled
4002	TIME (ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
4004	REF_NUM	int[10]	Event serial number
400E	MONTH	int[10]	Month of event
4018	DAY	int[10]	Day of event
4022	YEAR	int[10]	Year of event
402C	HOUR	int[10]	Hour of event
4036	MIN	int[10]	Minute of event
4040	SEC	int[10]	Second of event
404A	MSEC	int[10]	Milliseconds of event
4054	EVENT	char[60]	Event type string
4090	GROUP	int[10]	Active group during fault
409A	FREQ	float[10]	System frequency at time of fault
40AE	TAR_SMALL	char[160]	System targets from event (16 characters per event)
414E	FAULT_LOC	float[10]	Fault location
4162	SHOT	int[10]	Recloser shot counter (sum of 1-pole and 3-pole)
416C	SHOT_1P	int[10]	Single-pole recloser counter
4176	SHOT_3P	int[10]	Three-pole recloser counter
4180	CURR	int[10]	Fault current in primary amperes
418A	TARGETS	char[1000]	System targets from event (100 characters per event)

The BREAKER region contains some of the information available in a summary Breaker report. This region is updated every 15 seconds. See *Table 10.9* for the Map.

Table 10.9 Relay Database Structure—BREAKER Region

Address (Hex)	Name	Type	Description
5000	_YEAR	int	4-Digit year when data were sampled
5001	DAY_OF_YEAR	int	1–366 Day when data were sampled
5002	TIME (ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
5004	BCWA1	float	Breaker 1 A-Phase breaker wear (%)
5006	BCWB1	float	Breaker 1 B-Phase breaker wear (%)
5008	BCWC1	float	Breaker 1 C-Phase breaker wear (%)
500A	BCWA2	float	Breaker 2 A-Phase breaker wear (%)
500C	BCWB2	float	Breaker 2 B-Phase breaker wear (%)
500E	BCWC2	float	Breaker 2 C-Phase breaker wear (%)
5010	CURA1	float	Breaker 1 A-Phase accumulated current (kA)
5012	CURB1	float	Breaker 1 B-Phase accumulated current (kA)
5014	CURC1	float	Breaker 1 C-Phase accumulated current (kA)
5016	CURA2	float	Breaker 2 A-Phase accumulated current (kA)
5018	CURB2	float	Breaker 2 B-Phase accumulated current (kA)
501A	CURC2	float	Breaker 2 C-Phase accumulated current (kA)
501C	NOPA1	long int	Breaker 1 A-Phase number of operations
501E	NOPB1	long int	Breaker 1 B-Phase number of operations
5020	NOPC1	long int	Breaker 1 C-Phase number of operations
5022	NOPA2	long int	Breaker 2 A-Phase number of operations
5024	NOPB2	long int	Breaker 2 B-Phase number of operations
5026	NOPC2	long int	Breaker 2 C-Phase number of operations

The STATUS region contains complete relay status information. This region is updated every 5 seconds. See *Table 10.10* for the Map.

Table 10.10 Relay Database Structure—STATUS Region (Sheet 1 of 2)

Address (Hex)	Name	Type	Description
6000	_YEAR	int	4-Digit year when data were sampled
6001	DAY_OF_YEAR	int	1–366 Day when data were sampled
6002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
6004	CH1(mV)	int	Channel 1 offset
6005	CH2(mV)	int	Channel 2 offset
6006	CH3(mV)	int	Channel 3 offset
6007	CH4(mV)	int	Channel 4 offset
6008	CH5(mV)	int	Channel 5 offset
6009	CH6(mV)	int	Channel 6 offset
600A	CH7(mV)	int	Channel 7 offset
600B	CH8(mV)	int	Channel 8 offset
600C	CH9(mV)	int	Channel 9 offset

Table 10.10 Relay Database Structure—STATUS Region (Sheet 2 of 2)

Address (Hex)	Name	Type	Description
600D	CH10(mV)	int	Channel 10 offset
600E	CH11(mV)	int	Channel 11 offset
600F	CH12(mV)	int	Channel 12 offset
6010	MOF(mV)	int	Master offset
6011	OFF_WARN	char[8]	Offset warning string
6019	OFF_FAIL	char[8]	Offset failure string
6021	PS3(V)	float	3.3 Volts power supply voltage
6023	PS5(V)	float	5 Volts power supply voltage
6025	PS_N5(V)	float	–5 Volts regulated voltage
6027	PS15(V)	float	15 Volts power supply voltage
6029	PS_N15(V)	float	–15 Volts power supply voltage
602B	PS_WARN	char[8]	Power supply warning string
6033	PS_FAIL	char[8]	Power supply failure string
603B	HW_FAIL	char[40]	Hardware failure strings
6063	CC_STA	char[40]	Comm. card status strings
608B	PORT_STA	char[160]	Serial port status strings
612B	TIME_SRC	char[10]	Time source
6135	LOG_ERR	char[40]	SELOGIC error strings
615D	TEST_MD	char[160]	Test mode string
61FD	WARN	char[32]	Warning strings for any active warnings
621D	FAIL	char[64]	Failure strings for any active failures

The ANALOGS region contains protection and automation variables. This region is updated every 0.5 seconds. See *Table 10.11* for the Map.

Table 10.11 Relay Database Structure—ANALOGS Region

Address (Hex)	Name	Type	Description
7000	_YEAR	int	4-Digit year when data were sampled
7001	DAY_OF_YEAR	int	1–366 Day when data were sampled
7002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86400000)
7004	PMV01_64	float[64]	PMV01–PMV64
7084	AMV001_256	float[256]	AMV001–AMV256

The database is virtual Device 1 in the relay. You can display the contents of a region using the **MAP 1:region** command (where region is one of the database region names listed in *Table 10.3*). An example of the **MAP** command is shown in *Figure 10.1*.

```
=>>MAP 1 METER <Enter>
Virtual Device 1, Data Region METER Map

Data Item    Starting Address   Type

_YEAR        1000h              int
DAY_OF_YEAR  1001h              int
TIME(ms)     1002h              int[2]
FREQ         1004h              float
VDC1         1006h              float
VDC2         1008h              float

IA1          100ah              float[2]
IB1          100eh              float[2]
IC1          1012h              float[2]
IO_1         1016h              float[2]
I1_1         101ah              float[2]
I2_1         101eh              float[2]

IA2          1022h              float[2]
IB2          1026h              float[2]
IC2          102ah              float[2]
IA3          102eh              float[2]
IB3          1032h              float[2]
IC3          1036h              float[2]

VA           103ah              float[2]
VB           103eh              float[2]
VC           1042h              float[2]
VO           1046h              float[2]
V1           104ah              float[2]
V2           104eh              float[2]

VP           1052h              float
VS1          1054h              float
VS2          1056h              float

ANG1_DIF     1058h              float
VS1_SLIP     105ah              float
ANG2_DIF     105ch              float
VS2_SLIP     105eh              float
PA           1060h              float
PB           1062h              float
PC           1064h              float
P            1066h              float

QA           1068h              float
QB           106ah              float
QC           106ch              float
Q            106eh              float
SA           1070h              float
SB           1072h              float
SC           1074h              float
S            1076h              float

PFA          1078h              float
PFB          107ah              float
PFC          107ch              float
PF           107eh              float
PEA          1080h              float
PEB          1082h              float
PEC          1084h              float
PE           1086h              float
NEA          1088h              float
NEB          108ah              float
NEC          108ch              float
NE           108eh              float

87IAD        1090h              float[2]
87IBD        1094h              float[2]
87ICD        1098h              float[2]
87IQD        109ch              float[2]
```

Figure 10.1 MAP 1:METER Command Example

DNP3 Communication

DNP3 operation is described in *Section 16: DNP3 Communication in the SEL-400 Series Relays Instruction Manual*. This subsection describes aspects of DNP3 communications that are unique to the SEL-411L.

Reference Data Map

Table 10.12 shows the relay DNP3 reference data map. The reference data map contains all of the data available to the DNP3 protocol. You can use the default map or the custom DNP3 mapping functions of the relay to include only the points required by your application.

The entire Relay Word (see *Section 11: Relay Word Bits*) is part of the DNP3 reference map. You may include any label in the Relay Word as part of a DNP3 custom map.

The relay scales analog values by the indicated settings or fixed scaling. Analog inputs for event (fault) summary reporting use a default scale factor of 1 and deadband of ANADBM. Per-point scaling and deadband settings specified in a custom DNP3 map will override defaults.

Table 10.12 Relay DNP3 Reference Data Map (Sheet 1 of 6)

Object	Label	Description
Binary Inputs		
01, 02	RLYDIS	Relay disabled
01, 02	STFAIL	Relay diagnostic failure
01, 02	STWARN	Relay diagnostic warning
01, 02	STSET	Settings change or relay restart
01, 02	UNRDEV	New relay event available
01, 02	NUNREV	An unread event exists, newer than the event in the event summary AIs
01, 02	LDATPFW	Leading true power factor A-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDBTPFW	Leading true power factor B-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDCTPFW	Leading true power factor C-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LD3TPFW	Leading true power factor three-phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	Relay Word	Relay Word bit label (see *Section 11: Relay Word Bits*).
Binary Outputs		
10, 12	RB01–RB32	Remote bits RB01–RB32
10, 12	RB01:RB02 RB03:RB04 RB05:RB06 • • • RB29:RB30 RB31:RB32	Remote bit pairs RB01–RB32
10, 12	OC1	Pulse open Circuit Breaker 1 command
10, 12	CC1	Pulse close Circuit Breaker 1 command
10, 12	OC1:CC1	Open/close pair for Circuit Breaker 1
10, 12	OC2	Pulse open Circuit Breaker 2 command

Table 10.12 Relay DNP3 Reference Data Map (Sheet 2 of 6)

Object	Label	Description
10, 12	CC2	Pulse close Circuit Breaker 2 command
10, 12	OC2:CC2	Open/close pair for Circuit Breaker 2
10, 12	89OC01–89OC10	Open disconnect switch control 1–10
10, 12	89CC01–89CC10	Close Disconnect switch control 1–10
10, 12	89OC01:89CC01 89OC02:89CC02 89OC03:89CC03 • • • 89OC09:89CC09 89OC10:89CC10	Open/close disconnect switch control pair 1–10
10, 12	RST_DEM	Reset demands
10, 12	RST_PDM	Reset demand peaks
10, 12	RST_ENE	Reset energies
10, 12	RSTMML	Reset min/max metering data for the line
10, 12	RSTMMB1	Reset min/max metering data for Circuit Breaker 1
10, 12	RSTMMB2	Reset min/max metering data for Circuit Breaker 2
10, 12	RST_BK1	Reset Breaker 1 monitor data
10, 12	RST_BK2	Reset Breaker 2 monitor data
10, 12	RST_BAT	Reset battery monitor data
10, 12	RST_79C	Reset recloser shot counter
10, 12	RSTFLOC	Reset fault location data
10, 12	RSTTRGT	Reset front-panel targets
10, 12	RSTDNPE	Reset (clear) DNP3 event summary AIs
10, 12	NXTEVE	Load next fault event into DNP3 event summary AIs
Binary Counters		
20, 22	ACTGRP	Active settings group
20, 22	BKR1OPA	Number of breaker operations on Circuit Breaker 1 A-Phase
20, 22	BKR1OPB	Number of breaker operations on Circuit Breaker 1 B-Phase
20, 22	BKR1OPC	Number of breaker operations on Circuit Breaker 1 C-Phase
20, 22	BKR2OPA	Number of breaker operations on Circuit Breaker 2 A-Phase
20, 22	BKR2OPB	Number of breaker operations on Circuit Breaker 2 B-Phase
20, 22	BKR2OPC	Number of breaker operations on Circuit Breaker 2 C-Phase
20, 22	ACN01CV–ACN32CV	Automation SELOGIC counter value 1–32
20, 22	PCN01CV–PCN32CV	Protection SELOGIC counter value 1–32
20, 22	87CH1LX	Count of lost 87L communications packets among the last 10,000 scheduled packets for Channel 1
20, 22	87CH2LX	Count of lost 87L communications packets among the last 10,000 scheduled packets for Channel 2
20, 22	87CH3LX	Count of lost 87L communications packets among the last 10,000 scheduled packets for Channel 3
20, 22	87CH1LD	Count of lost 87L communications packets among the last 24 hours for Channel 1
20, 22	87CH2LD	Count of lost 87L communications packets among the last 24 hours for Channel 2

Table 10.12 Relay DNP3 Reference Data Map (Sheet 3 of 6)

Object	Label	Description
20, 22	87CH3LD	Count of lost 87L communications packets among the last 24 hours for Channel 3
20,22[a,b]	KWHAOUT	Positive (export) A-Phase energy, Kilowatt hours
20,22[a,b]	KWHBOUT	Positive (export) B-Phase energy, Kilowatt hours
20,22[a,b]	KWHCOUT	Positive (export) C-Phase energy, Kilowatt hours
20,22[a,b]	KWHAIN	Negative (import) A-Phase energy, Kilowatt hours
20,22[a,b]	KWHBIN	Negative (import) B-Phase energy, Kilowatt hours
20,22[a,b]	KWHCIN	Negative (import) C-Phase energy, Kilowatt hours
20,22[a,b]	3KWHOUT	Positive (export) three-phase energy, Kilowatt hours
20,22[a,b]	3KWHIN	Negative (import) three-phase energy, Kilowatt hours
20,22	MWHAOUT	Positive A-Phase energy (export), MWh
20,22	MWHBOUT	Positive B-Phase energy (export), MWh
20,22	MWHCOUT	Positive C-Phase energy (export), MWh
20,22	MWHAIN	Negative A-Phase energy (import), MWh
20,22	MWHBIN	Negative B-Phase energy (import), MWh
20,22	MWHCIN	Negative C-Phase energy (import), MWh
20,22	3MWHOUT	Positive three-phase energy (export), MWh
20,22	3MWHIN	Negative three-phase energy (import), MWh
Analog Inputs		
30, 32	LIAFM, LIAFA[c]	Line A-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	LIBFM, LIBFA[c]	Line B-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	LICFM, LICFA[c]	Line C-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	LI1M, LI1A[c]	Line positive-sequence current magnitude (A) and angle
30, 32	L3I2M, L3I2A[c]	Line negative-sequence current (3I2) magnitude in amperes and angle
30, 32	LIGM, LIGA[c]	Line zero-sequence current (3I0) magnitude in amperes and angle
30, 32	B1IAFM, B1IAFA[c]	Circuit Breaker 1 A-Phase current magnitude (A) and angle
30, 32	B1IBFM, B1IBFA[c]	Circuit Breaker 1 B-Phase current magnitude (A) and angle
30, 32	B1ICFM, B1ICFA[c]	Circuit Breaker 1 C-Phase current magnitude (A) and angle
30, 32	B2IAFM, B2IAFA[c]	Circuit Breaker 2 A-Phase current magnitude (A) and angle
30, 32	B2IBFM, B2IBFA[c]	Circuit Breaker 2 B-Phase current magnitude (A) and angle
30, 32	B2ICFM, B2ICFA[c]	Circuit Breaker 2 C-Phase current magnitude (A) and angle
30, 32	VAFM, VAFA[d]	Line A-Phase voltage magnitude (kV) and angle
30, 32	VBFM, VBFA[d]	Line B-Phase voltage magnitude (kV) and angle
30, 32	VCFM, VCFA[d]	Line C-Phase voltage magnitude (kV) and angle
30, 32	V1M, V1A[d]	Positive-sequence voltage magnitude (V1) in kV and angle
30, 32	3V2M, 3V2A[d]	Negative-sequence voltage magnitude (3V2) in kV and angle
30, 32	3V0M, 3V0A[d]	Zero-sequence voltage magnitude (3V0) in kV and angle
30, 32	PA_F[e]	A-Phase real power in MW
30, 32	PB_F[e]	B-Phase real power in MW
30, 32	PC_F[e]	C-Phase real power in MW
30, 32	3P_F[e]	Three-phase real power in MW
30, 32	QA_F[e]	A-Phase reactive power in MVAR

Table 10.12 Relay DNP3 Reference Data Map (Sheet 4 of 6)

Object	Label	Description
30, 32	QB_F[e]	B-Phase reactive power in MVAR
30, 32	QC_F[e]	C-Phase reactive power in MVAR
30, 32	3Q_F[e]	Three-phase reactive power in MVAR
30, 32	SA_F[e]	A-Phase apparent power in MVAR
30, 32	SB_F[e]	B-Phase apparent power in MVAR
30, 32	SC_F[e]	C-Phase apparent power in MVAR
30, 32	3S_F[e]	Three-phase apparent power in MVAR
30, 32	DPFA[f]	A-Phase power factor
30, 32	DPFB[f]	B-Phase power factor
30, 32	DPFC[f]	C-Phase power factor
30, 32	3DPF	Power factor
30, 32	VPM[d]	Polarizing voltage magnitude (V)
30, 32	NVS1M[d]	Synchronizing Voltage 1 magnitude (V)
30, 32	NVS2M[d]	Synchronizing Voltage 2 magnitude (V)
30, 32	DC1[g]	DC Battery 1 voltage (V)
30, 32	DC2[g]	DC Battery 2 voltage (V)
30, 32	IAPKD[c]	Peak A-Phase demand current (A)
30, 32	IBPKD[c]	Peak B-Phase demand current (A)
30, 32	ICPKD[c]	Peak C-Phase demand current (A)
30, 32	3I2PKD[c]	Peak negative-sequence demand current (A)
30, 32	IGPKD[c]	Peak zero-sequence demand current (A)
30, 32	PAPKD[e]	A-Phase peak demand power (MW)
30, 32	PBPKD[e]	B-Phase peak demand power (MW)
30, 32	PCPKD[e]	C-Phase peak demand power (MW)
30, 32	3PPKD[e]	Three-phase peak demand power (MW)
30, 32	QAPKD[e]	A-Phase peak demand reactive power (MW)
30, 32	QBPKD[e]	B-Phase peak demand reactive power (MW)
30, 32	QCPKD[e]	C-Phase peak demand reactive power (MW)
30, 32	3QPKD[e]	Three-phase peak reactive power (MW)
30, 32	UAPKD[e]	A-Phase peak demand phase apparent power (MW)
30, 32	UBPKD[e]	B-Phase peak demand phase apparent power (MW)
30, 32	UCPKD[e]	C-Phase peak demand phase apparent power (MW)
30, 32	3UPKD[e]	Three-phase peak demand apparent power (MW)
30, 32	IAD[c]	A-Phase demand current (A)
30, 32	IBD[c]	B-Phase demand current (A)
30, 32	ICD[c]	C-Phase demand current (A)
30, 32	3I2D[c]	Demand negative-sequence current (A)
30, 32	IGD[c]	Demand zero-sequence current (A)
30, 32	PAD, PBD, PCD[e]	A-Phase, B-Phase, and C-Phase demand power (MW)
30, 32	3PD[e]	Three-phase demand power (MW)
30, 32	QAD, QBD, QCD[e]	A-Phase, B-Phase, and C-Phase demand reactive power (MW)

Table 10.12 Relay DNP3 Reference Data Map (Sheet 5 of 6)

Object	Label	Description
30, 32	3QD[e]	Three-phase demand reactive power (MW)
30, 32	UAD, UBD, UCD[e]	A-Phase, B-Phase, and C-Phase demand apparent power (MW)
30, 32	3UD[e]	Three-phase demand apparent power (MW)
30, 32[h,i]	KWHAOUT	Positive (export) A-Phase energy, Kilowatt hours
30, 32[h,i]	KWHBOUT	Positive (export) B-Phase energy, Kilowatt hours
30, 32[h,i]	KWHCOUT	Positive (export) C-Phase energy, Kilowatt hours
30, 32[h,i]	KWHAIN	Negative (import) A-Phase energy, Kilowatt hours
30, 32[h,i]	KWHBIN	Negative (import) B-Phase energy, Kilowatt hours
30, 32[h,i]	KWHCIN	Negative (import) C-Phase energy, Kilowatt hours
30, 32[h,i]	3KWHOUT	Positive (export) three-phase energy, Kilowatt hours
30, 32[h,i]	3KWHIN	Negative (import) three-phase energy, Kilowatt hours
30, 32	MWHAIN, MWHAOUT[e]	A-Phase total power in and out (MWh)
30, 32	MWHBIN, MWHBOUT[e]	B-Phase total power in and out (MWh)
30, 32	MWHCIN, MWHCOUT[e]	C-Phase total power in and out (MWh)
30, 32	3MWHIN, 3MWHOUT[e]	Three-phase total power in and out (MWh)
30, 32	PMV001–PMV064[g]	Protection SELOGIC math variables
30, 32	AMV001–AMV256[g]	Automation SELOGIC math variables
30, 32	B1BCWPA, B1BCWPB, B1BCWPC[g]	Circuit Breaker 1 contact wear percentage multiplied by 100
30, 32	B2BCWPA, B2BCWPB, B2BCWPC[g]	Circuit Breaker 2 contact wear percentage multiplied by 100
30, 32	FREQ[f]	Frequency (Hz)
30, 32	FREQP[f]	Frequency for under- and overfrequency elements (Hz)
30, 32	FREQPM[f]	Frequency for synchrophasor data (Hz)
30, 32	DFDTPM[f]	Rate-of-change of frequency for synchrophasor data (Hz)
30, 32	TODMS[g]	UTC time of day in milliseconds (0–86400000)
30, 32	THR[g]	UTC time, hour (0–23)
30, 32	TMIN[g]	UTC time, minute (0–59)
30, 32	TSEC[g]	UTC time, seconds (0–59)
30, 32	TMSEC[g]	UTC time, milliseconds (0–999)
30, 32	DDOM[g]	Date, day of the month (1–31)
30, 32	DMON[g]	Date, month (1–12)
30, 32	DYEAR[g]	Date, year (2000–2200)
30, 32	SPSHOT[g]	Present value of single-pole shot counter
30, 32	3PSHOT[g]	Present value of three-pole shot counter
30, 32	SHOT1_1[g]	Total number of 1st shot single-pole recloses
30, 32	SHOT1_2[g]	Total number of 2nd shot single-pole recloses
30, 32	SHOT1_T[g]	Total number of single-pole reclosing shots issued
30, 32	SHOT3_1[g]	Total number of 1st shot three-pole recloses
30, 32	SHOT3_2[g]	Total number of 2nd shot three-pole recloses
30, 32	SHOT3_3[g]	Total number of 3rd shot three-pole recloses
30, 32	SHOT3_4[g]	Total number of 4th shot three-pole recloses

Table 10.12 Relay DNP3 Reference Data Map (Sheet 6 of 6)

Object	Label	Description
30, 32	SHOT3_T[g]	Total number of three-pole reclosing shots issued
30, 32	FLOC[g]	Location of most recent fault
30, 32	RLYTEMP[g]	Relay internal temperature (deg. C)
Event Summary Analog Inputs		
30, 32[j]	FTYPE[g]	Fault type (*Table 10.14* and *Table 10.15*)
30, 32[j]	FTAR1[g]	Fault targets (upper byte is 1st target row, lower byte is 2nd target row)
30, 32[j]	FTAR2[g]	Fault targets (upper byte is 3rd target row, lower byte is 0)
30, 32[j]	FSLOC[g]	Fault summary location
30, 32[j]	FTWLOC	TW fault summary location
30, 32[j]	FFROM	Terminal supply fault information (0 = Local, 1 = Remote 1, 2 = Remote 2, 3 = Remote 3, 4 = TAP)
30, 32[j]	FCURR[c]	Fault current
30, 32[j]	FFREQ[g]	Fault frequency (Hz)
30, 32[j]	FGRP[g]	Fault settings group
30, 32[j]	FTIMEH, FTIMEM, FTIMEL[g]	Fault time in DNP3 format (high, middle, and low 16 bits)
30, 32[j]	FSHOT1[g]	Recloser single-pole reclose count
30, 32[j]	FSHOT2[g]	Recloser three-pole reclose count
30, 32[j]	FUNR[g]	Number of unread fault summaries
30, 32[j]	FTWPMS[g]	Traveling-wave arrival time in millisecond digits
30, 32[j]	FTWPUS[g]	Traveling-wave arrival time in microsecond digits
30, 32[j]	FTWPNS[g]	Traveling-wave arrival time in nanosecond digits
Analog Outputs		
40, 41	ACTGRP0	Active settings group
40, 41	TECORR[k]	Time-error preload value
40, 41	RA001–RA256	Remote analogs

[a] The counters use 1 as default or per point Counter deadband setting for the actual counter deadband.
[b] Convert the absolute value to force the counter to a positive value.
[c] Default current scaling DECPLA on magnitudes and scale factor of 100 on angles. Deadband ANADBA on magnitudes and ANADBM on angles.
[d] Default voltage scaling DECPLV on magnitudes and scale factor of 100 on angles. Deadband ANADBV on magnitudes and ANADBM on angles.
[e] Default miscellaneous scaling DECPLM and deadband ANADBM.
[f] Default scale factor of 100 and deadband ANADBM.
[g] Default scale factor of 1 and deadband ANADBM.
[h] The counters use 1 as default or per point Counter deadband setting for the actual counter deadband.
[i] Convert the absolute value to force the counter to a positive value.
[j] Event data shall be generated for all event summary analog inputs if any of them change beyond their deadband after scaling.
[k] In milliseconds, –30000 ≤ time ≤ 30000. Relay Word bit PLDTE asserts for approximately 1.5 cycles after this value is written.

Binary Outputs

Use the trip and close, latch on/off and pulse on operations with Object 12 control relay output block command messages to operate the points shown in *Table 10.13*. Pulse operations provide a pulse with duration of one protection processing interval. Cancel an operation in progress by issuing a NUL trip/close code with a NUL operation type.

Table 10.13 Relay Object 12 Control Operations (Sheet 1 of 2)

Label	Close/Any	Trip/Any	NUL/Latch On	NUL/Latch Off	NUL/Pulse On	NUL/Pulse Off
RB01–RB32	Pulse Remote Bit RB01–RB32	Pulse Remote Bit RB01–RB32	Set Remote Bit RB01–RB32	Clear Remote Bit RB01–RB32	Pulse Remote Bit RB01–RB32	Clear Remote Bit RB01–RB32
RB*xx*: RB*yy*	Pulse RB*yy* RB01–RB32	Pulse RB*xx* RB01–RB32	Pulse RB*yy*	Pulse RB*xx*	Pulse RB*yy*	Pulse RB*xx*
OC1–OC2	Open circuit breaker 1–2 (Pulse OC1–OC2)	Open circuit breaker 1–2 (Pulse OC1–OC2	Set OC1–OC2	Clear OC1–OC2	Open circuit breaker 1–2 (Pulse OC1–OC2)	Clear OC1–OC2
CC1–CC2	Close circuit breaker 1–2 (Pulse CC1–CC2)	Close circuit breaker 1–2 (Pulse CC1–CC2)	Set CC1–CC2	Clear CC1–CC2	Close Circuit Breaker 1–2 (Pulse CC1–CC2)	Clear CC1–CC2
OC*x*:CC*x*	Close circuit breaker *x* (Pulse CC*x*)	Open circuit breaker *x* (Pulse OC*x*)	Pulse CC*x*	Pulse OC*x*	Pulse CC*x*	Pulse OC*x*
89OC01–89OC10	Pulse Disconnect open 89OC01–89OC10	Pulse Disconnect open 89OC01–89OC10	Set Disconnect open 89OC01–89OC10	Clear Disconnect open 89OC01–89OC10	Pulse Disconnect open 89OC01–89OC10	Clear Disconnect open 89OC01–89CC10
89CC01–89CC10	Pulse Disconnect close 89CC01–89CC10	Pulse Disconnect close 89CC01–89CC10	Set Disconnect close 89CC01–89CC10	Clear Disconnect close 89CC01–89CC10	Pulse Disconnect close 89CC01–89CC10	Clear Disconnect close 89CC01–89CC10
89OC*x*: 89CC*x*	Pulse 89CC*x*, Disconnect Close bit *x* = 01–10	Pulse 89OC*x*, Disconnect Open bit *x* = 01–10	Pulse 89CC*x*	Pulse 89OC*x*	Pulse 89CC*x*	Pulse 89OC*x*
RST_DEM	Reset demand meter data	Reset demand meter data	Reset demand meter data	No action	Reset demand meter data	No Action
RST_PDM	Reset peak demand meter data	Reset peak demand meter data	Reset peak demand meter data	No action	Reset peak demand meter data	No Action
RST_ENE	Reset accumulated energy meter data	Reset accumulated energy meter data	Reset accumulated energy meter data	No action	Reset accumulated energy meter data	No Action
RSTMML	Reset min/max meter data for the line	Reset min/max meter data for line	Reset min/max meter data for the line	No action	Reset min/max meter data for the line	No Action
RSTMMB1	Reset min/max meter data for Breaker 1	Reset min/max meter data for Breaker 1	Reset min/max meter data for Breaker 1	No action	Reset min/max meter data for Breaker 1	No Action
RSTMMB2	Reset min/max meter data for Breaker 2	Reset min/max meter data for Breaker 2	Reset min/max meter data for Breaker 2	No action	Reset min/max meter data for Breaker 2	No Action
RST_BK1	Reset breaker Monitor 1 data	Reset breaker Monitor 1 data	Reset breaker Monitor 1 data	No action	Reset breaker Monitor 1 data	No Action
RST_BK2	Reset breaker Monitor 2 data	Reset breaker Monitor 2 data	Reset breaker Monitor 2 data	No action	Reset breaker Monitor 2 data	No Action
RST_BAT	Reset battery monitoring	Reset breaker monitoring	Reset battery monitoring	No action	Reset battery monitoring	No Action
RST_79C	Reset recloser shot counters	Reset recloser shot counters	Reset recloser shot counters	No action	Reset recloser shot counters	No Action
RSTFLOC	Reset fault location	Reset fault location	Reset fault location	No action	Reset fault location (Pulse RSSFLOC)	No Action
RST_HAL	Reset hardware alarm	Reset hardware alarm	Reset hardware alarm	No action	Reset hardware alarm	No Action
RSTTRGT	Reset front-panel targets	Reset front-panel targets	Reset front-panel targets	No action	Reset front-panel targets	No Action

Table 10.13 Relay Object 12 Control Operations (Sheet 2 of 2)

Label	Close/Any	Trip/Any	NUL/Latch On	NUL/Latch Off	NUL/Pulse On	NUL/Pulse Off
RSTDNPE	Reset DNP3 event summary	Reset DNP3 event summary	Reset DNP3 event summary	No action	Reset DNP3 event summary	No Action
NXTEVE	Load oldest relay event (FIFO)	Load oldest relay event (FIFO)	Load oldest relay event (FIFO)	Load newest relay event (LIFO)	Load oldest relay event (FIFO)	Load newest event summary event (LIFO)

Relay Fault Summary Data

When a relay event occurs, (TRIP asserts, ER asserts, or TRI asserts) whose fault location is in the range of MINDIST to MAXDIST, the data shall be made available to DNP. If MINDIST is set to OFF, then there is no minimum. Similarly, if MAXDIST is set to OFF, there is no maximum.

In either mode, DNP3 events for all event summary analog inputs (see *Table 10.12*) will be generated if any of them change beyond their deadband value after scaling (usually whenever a new relay event occurs and is loaded into the event summary analog inputs). Events are detected approximately twice a second by the scanning process.

See *Table 10.14* and *Table 10.15* for the components of the FTYPE analog input point. The single bit asserted in the upper byte indicates the event cause (trigger, trip, or ER element). The bit(s) asserted in the lower byte indicate which phase(s) were affected by the fault. If no bits are asserted in the upper byte, there is no valid fault summary loaded. If no bits are asserted in the lower byte, the affected phase could not be determined.

Table 10.14 Object 30, 32, FTYPE Upper Byte-Event Cause

Bit Position								Event Cause
7	6	5	4	3	2	1	0	
								No fault summary loaded
							X	Trigger command
					X			Trip element
				X				Event report element

Table 10.15 Object 30, 32, FTYPE Lower Byte-Affected Phase(s)

Bit Position								Affected Phase
7	6	5	4	3	2	1	0	
								Indeterminate
							X	A-Phase
						X		B-Phase
					X			C-Phase
				X				Ground

Lower byte bits will be set according to the event's affected phases. For example, a three-phase fault will set bits 0, 1, and 2, for a decimal value of 7. If this event caused a trip, the upper byte would also have bit 2 set, for a total decimal value of 1031 (0407 in hexadecimal).

Traveling-Wave Fault Location Analog Input (AI) Values

The traveling-wave arrival time generally includes information such as date and time of day. For the traveling-wave information in DNP format, the arrival time (in nanoseconds) consists of the following three 16-bit analog input (AI) values:

- Millisecond digits (FTWPMS)
- Microseconds digits (FTWPUS)
- Nanoseconds digits (FTWPNS)

Use *Equation 10.1* and the FTWPMS, FTWPUS, and FTWPNS values from *Table 10.12* to calculate the traveling-wave arrival time in nanoseconds.

$$FTWPMS \bullet 1000000 + FTWPUS \bullet 1000 + FTWPNS$$

Equation 10.1

You can use this local traveling-wave arrival time together with the remote arrival time information to calculate the traveling-wave fault location, as shown in *Example 7.1 on page 7.28*.

NOTE: The relay updates FTWPMS, FTWPUS, and FTWPNS when TWFLINT and ER or TRIP asserts. FTWPMS, FTWPUS, and FTWPNS are not updated for events that were generated with the TRIGGER command or if TWFLINT did not assert.

If the event occurred close to the top of a second, it is possible that the time stamps from the two relays will reference two different seconds. In such a case, the nanosecond value is large in the one relay but small in the other relay. To correct this, add one second to the small value and proceed with the calculation.

Default Data Map

Table 10.16 shows the relay default DNP3 data map. The default data map is an automatically generated subset of the reference map. All data maps are initialized to the default values. If the default maps are not appropriate, you can also use the custom DNP mapping commands **SET D *n*** and **SHOW D *n***, where *n* is the map number, to edit or create the map required for your application.

Table 10.16 Relay DNP3 Default Data Map (Sheet 1 of 6)

Object	Default Index	Label	Description
Binary Inputs			
01, 02	0	RLYDIS	Relay disabled
01, 02	1	TRIPLED	Trip LED
01, 02	2	STFAIL	Relay diagnostic failure
01, 02	3	STWARN	Relay diagnostic warning
01, 02	4	STSET	Settings change or relay restart
01, 02	5	SALARM	Software alarm
01, 02	6	HALARM	Hardware alarm
01, 02	7	BADPASS	Invalid password attempt alarm
01, 02	8	UNRDEV	New relay event available
01, 02	9	SPO	One or two poles open
01, 02	10	3PO	All three poles open
01, 02	11	BK1RS	Circuit Breaker 1 in ready state
01, 02	12	BK2RS	Circuit Breaker 2 in ready state
01, 02	13	BK1LO	Circuit Breaker 1 in lockout state

Table 10.16 Relay DNP3 Default Data Map (Sheet 2 of 6)

Object	Default Index	Label	Description
01, 02	14	BK2LO	Circuit Breaker 2 in lockout state
01, 02	15	52AA1	Circuit Breaker 1, Pole A status
01, 02	16	52AB1	Circuit Breaker 1, Pole B status
01, 02	17	52AC1	Circuit Breaker 1, Pole C status
01, 02	18	52AAL1	Circuit Breaker 1, Pole A alarm
01, 02	19	52BAL1	Circuit Breaker 1, Pole B alarm
01, 02	20	52CAL1	Circuit Breaker 1, Pole C alarm
01, 02	21	52AA2	Circuit Breaker 2, Pole A status
01, 02	22	52AB2	Circuit Breaker 2, Pole B status
01, 02	23	52AC2	Circuit Breaker 2, Pole C status
01, 02	24	52AAL2	Circuit Breaker 2, Pole A alarm
01, 02	25	52BAL2	Circuit Breaker 2, Pole B alarm
01, 02	26	52CAL2	Circuit Breaker 2, Pole C alarm
01, 02	27	TLED_1	Front-panel target LED 1
01, 02	28	TLED_2	Front-panel target LED 2
01, 02	29	TLED_3	Front-panel target LED 3
01, 02	30	TLED_4	Front-panel target LED 4
01, 02	31	TLED_5	Front-panel target LED 5
01, 02	32	TLED_6	Front-panel target LED 6
01, 02	33	TLED_7	Front-panel target LED 7
01, 02	34	TLED_8	Front-panel target LED 8
01, 02	35	TLED_9	Front-panel target LED 9
01, 02	36	TLED_10	Front-panel target LED 10
01, 02	37	TLED_11	Front-panel target LED 11
01, 02	38	TLED_12	Front-panel target LED 12
01, 02	39	TLED_13	Front-panel target LED 13
01, 02	40	TLED_14	Front-panel target LED 14
01, 02	41	TLED_15	Front-panel target LED 15
01, 02	42	TLED_16	Front-panel target LED 16
01, 02	43	LDATPFW	Leading true power factor A-Phase Terminal W
01, 02	44	LDBTPFW	Leading true power factor B-Phase Terminal W
01, 02	45	LDCTPFW	Leading true power factor C-Phase Terminal W
01, 02	46	LD3TPFW	Leading true power factor three-phase Terminal W
01, 02	47	IN201	I/O Board 2 Input 1
01, 02	48	IN202	I/O Board 2 Input 2
01, 02	49	IN203	I/O Board 2 Input 3
01, 02	50	IN204	I/O Board 2 Input 4
01, 02	51	IN205	I/O Board 2 Input 5
01, 02	52	IN206	I/O Board 2 Input 6
01, 02	53	IN207	I/O Board 2 Input 7
01, 02	54	PSV01	Protection SELOGIC Variable 1

Table 10.16 Relay DNP3 Default Data Map (Sheet 3 of 6)

Object	Default Index	Label	Description
01, 02	55	PSV02	Protection SELOGIC Variable 2
01, 02	56	PSV03	Protection SELOGIC Variable 3
01, 02	57	PSV04	Protection SELOGIC Variable 4
01, 02	58	PSV05	Protection SELOGIC Variable 5
01, 02	59	PSV06	Protection SELOGIC Variable 6
01, 02	60	PSV07	Protection SELOGIC Variable 7
01, 02	61	PSV08	Protection SELOGIC Variable 8
01, 02	62	ASV001	Automation SELOGIC Variable 1
01, 02	63	ASV002	Automation SELOGIC Variable 2
01, 02	64	ASV003	Automation SELOGIC Variable 3
01, 02	65	ASV004	Automation SELOGIC Variable 4
01, 02	66	ASV005	Automation SELOGIC Variable 5
01, 02	67	ASV006	Automation SELOGIC Variable 6
01, 02	68	ASV007	Automation SELOGIC Variable 7
01, 02	69	ASV008	Automation SELOGIC Variable 8
01, 02	70	OUT201	I/O Board 2 Output 1
01, 02	71	OUT202	I/O Board 2 Output 2
01, 02	72	OUT203	I/O Board 2 Output 3
01, 02	73	OUT204	I/O Board 2 Output 4
01, 02	74	OUT205	I/O Board 2 Output 5
01, 02	75	OUT206	I/O Board 2 Output 6
01, 02	76	OUT207	I/O Board 2 Output 7
Binary Outputs			
10, 12	0–31	RB01–RB32	Remote bits RB01–RB32
10, 12	32	OC1	Pulse open Circuit Breaker 1 command
10, 12	33	CC1	Pulse close Circuit Breaker 1 command
10, 12	34	OC2	Pulse open Circuit Breaker 2 command
10, 12	35	CC2	Pulse close Circuit Breaker 2 command
10, 12	36	89OC01	Open disconnect switch control 1
10, 12	37	89CC01	Close disconnect switch control 1
10, 12	38	89OC02	Open disconnect switch control 2
10, 12	39	89CC02	Close disconnect switch control 2
10, 12	40	89OC03	Open disconnect switch control 3
10, 12	41	89CC03	Close disconnect switch control 3
10, 12	42	89OC04	Open disconnect switch control 4
10, 12	43	89CC04	Close disconnect switch control 4
10, 12	44	89OC05	Open disconnect switch control 5
10, 12	45	89CC05	Close disconnect switch control 5
10, 12	46	89OC06	Open disconnect switch control 6
10, 12	47	89CC06	Close disconnect switch control 6
10, 12	48	89OC07	Open disconnect switch control 7

Table 10.16 Relay DNP3 Default Data Map (Sheet 4 of 6)

Object	Default Index	Label	Description
10, 12	49	89CC07	Close disconnect switch control 7
10, 12	50	89OC08	Open disconnect switch control 8
10, 12	51	89CC08	Close disconnect switch control 8
10, 12	52	89OC09	Open disconnect switch control 9
10, 12	53	89CC09	Close disconnect switch control 9
10, 12	54	89OC10	Open disconnect switch control 10
10, 12	55	89CC10	Close disconnect switch control 10
10, 12	56	RST_DEM	Reset demands
10, 12	57	RST_PDM	Reset demand peaks
10, 12	58	RST_ENE	Reset energies
10, 12	59	RST_BK1	Reset Breaker 1 monitor data
10, 12	60	RST_BK2	Reset Breaker 2 monitor data
10, 12	61	RSTTRGT	Reset front-panel targets
10, 12	62	RSTMML	Reset min/max metering data for the line
10, 12	63	RSTDNPE	Reset (clear) DNP3 event summary analog inputs
Binary Counters			
20, 22	0	ACTGRP	Active settings group
20, 22	1	BKR1OPA	Number of breaker operations on Circuit Breaker 1 A-Phase
20, 22	2	BKR1OPB	Number of breaker operations on Circuit Breaker 1 B-Phase
20, 22	3	BKR1OPC	Number of breaker operations on Circuit Breaker 1 C-Phase
20, 22	4	BKR2OPA	Number of breaker operations on Circuit Breaker 2 A-Phase
20, 22	5	BKR2OPB	Number of breaker operations on Circuit Breaker 2 B-Phase
20, 22	6	BKR2OPC	Number of breaker operations on Circuit Breaker 2 C-Phase
Analog Inputs			
30, 32	0, 1	LIAFM, LIAFA	Line A-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	2, 3	LIBFM, LIBFA	Line B-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	4, 5	LICFM, LICFA	Line C-Phase 10-cycle averaged fundamental current magnitude (A) and angle
30, 32	6, 7	B1IAFM, B1IAFA	Circuit Breaker 1 A-Phase current magnitude (A) and angle
30, 32	8, 9	B1IBFM, B1IBFA	Circuit Breaker 1 B-Phase current magnitude (A) and angle
30, 32	10, 11	B1ICFM, B1ICFA	Circuit Breaker 1 C-Phase current magnitude (A) and angle
30, 32	12, 13	B2IAFM, B2IAFA	Circuit Breaker 2 A-Phase current magnitude (A) and angle
30, 32	14, 15	B2IBFM, B2IBFA	Circuit Breaker 2 B-Phase current magnitude (A) and angle
30, 32	16, 17	B2ICFM, B2ICFA	Circuit Breaker 2 C-Phase current magnitude (A) and angle
30, 32	18, 19	VAFM, VAFA	Line A-Phase voltage magnitude (kV) and angle
30, 32	20, 21	VBFM, VBFA	Line B-Phase voltage magnitude (kV) and angle
30, 32	22, 23	VCFM, VCFA	Line C-Phase voltage magnitude (kV) and angle
30, 32	24	VPM	Polarizing voltage magnitude (V)
30, 32	25	NVS1M	Synchronizing voltage 1 magnitude (V)
30, 32	26	NVS2M	Synchronizing voltage 2 magnitude (V)

Table 10.16 Relay DNP3 Default Data Map (Sheet 5 of 6)

Object	Default Index	Label	Description
30, 32	27, 28	LIGM, LIGA	Line zero-sequence current (3I0) magnitude in amperes and angle
30, 32	29, 30	LI1M, LI1A	Line positive-sequence current magnitude (A) and angle
30, 32	31, 32	L3I2M, L3I2A	Line negative-sequence current (3I2) magnitude in amperes and angle
30, 32	33, 34	3V0M, 3V0A	Zero-sequence voltage magnitude (3V0) in kV and angle
30, 32	35, 36	V1M, V1A	Positive-sequence voltage magnitude (V1) in kV and angle
30, 32	37, 38	3V2M, 3V2A	Negative-sequence voltage magnitude (3V2) in kV and angle
30, 32	39	PA_F	A-Phase real power in MW
30, 32	40	PB_F	B-Phase real power in MW
30, 32	41	PC_F	C-Phase real power in MW
30, 32	42	3P_F	Three-phase real power in MW
30, 32	43	QA_F	A-Phase reactive power in MVAR
30, 32	44	QB_F	B-Phase reactive power in MVAR
30, 32	45	QC_F	C-Phase reactive power in MVAR
30, 32	46	3Q_F	Three-phase reactive power in MVAR
30, 32	47	DPFA	A-Phase displacement power factor
30, 32	48	DPFB	B-Phase displacement power factor
30, 32	49	DPFC	C-Phase displacement power factor
30, 32	50	3DPF	Three-phase displacement power factor
30, 32	51	DC1	DC Battery 1 voltage (V)
30, 32	52	DC2	DC Battery 2 voltage (V)
30, 32	53	FREQ	Frequency (Hz)
30, 32	54, 55	MWHAIN, MWHAOUT	A-Phase total power in and out (MWh)
30, 32	56, 57	MWHBIN, MWHBOUT	B-Phase total power in and out (MWh)
30, 32	58, 59	MWHCIN, MWHCOUT	C-Phase total power in and out (MWh)
30, 32	60, 61	3MWHIN, 3MWHOUT	Three-phase total power in and out (MWh)
30, 32	62	IAD	A-Phase demand current (A)
30, 32	63	IBD	B-Phase demand current (A)
30, 32	64	ICD	C-Phase demand current (A)
30, 32	65	3I2D	Demand negative-sequence current (A)
30, 32	66	IGD	Demand zero-sequence current (A)
30, 32	67–69	PAD, PBD, PCD	A-Phase, B-Phase, and C-Phase demand power (MW)
30, 32	70	3PD	Three-phase demand power (MW)
30, 32	71	IAPKD	Peak A-Phase demand current (A)
30, 32	72	IBPKD	Peak B-Phase demand current (A)
30, 32	73	ICPKD	Peak C-Phase demand current (A)
30, 32	74	IGPKD	Peak zero-sequence demand current (A)
30, 32	75	3I2PKD	Peak negative-sequence demand current (A)
30, 32	76	PAPKD	A-Phase peak demand power (MW)
30, 32	77	PBPKD	B-Phase peak demand power (MW)
30, 32	78	PCPKD	C-Phase peak demand power (MW)
30, 32	79	3PPKD	Three-phase peak demand power (MW)

Table 10.16 Relay DNP3 Default Data Map (Sheet 6 of 6)

Object	Default Index	Label	Description
30, 32	80–82	B1BCWPA, B1BCWPB, B1BCWPC	Circuit Breaker 1 contact wear percentage multiplied by 100
30, 32	83–85	B2BCWPA, B2BCWPB, B2BCWPC	Circuit Breaker 2 contact wear percentage multiplied by 100
30, 32	86	FTYPE	Fault type (*Table 10.14* and *Table 10.15*)
30, 32	87	FTAR1	Fault targets (upper byte is 1st target row, lower byte is 2nd target row)
30, 32	88	FTAR2	Fault targets (upper byte is 3rd target row, lower byte is 0)
30, 32	89	FSLOC	Fault summary location
30, 32	90	FCURR	Fault current
30, 32	91	FFREQ	Fault frequency (Hz)
30, 32	92	FGRP	Fault settings group
30, 32	93–95	FTIMEUH, FTIMEUM, FTIMEUL	Fault time in DNP3 format, UTC base (high, middle, and low 16 bits)
30, 32	96	FSHOT1	Recloser single-pole reclose count
30, 32	97	FSHOT2	Recloser three-pole reclose count
30, 32	98	FUNR	Number of unread fault summaries
30, 32	99	SHOT3_T	Total number of three-pole reclosing shots issued
30. 32	100	RLYTEMP	Relay internal temperature (degrees C)
Analog Outputs			
40, 41	0	ACTGRP	Active settings group

IEC 61850 Communication

General IEC 61850 operation is described in *Section 15: Communications Interfaces in the SEL-400 Series Relays Instruction Manual*. This section describes characteristics of IEC 61850 that are specific to the SEL-411L.

Logical Nodes

Table 10.17–Table 10.20 show the logical nodes (LNs) supported in the relay and the Relay Word bits or measured values mapped to those LNs.

Table 10.17 shows the LNs associated with protection elements, defined as Logical Device PRO.

Table 10.17 Logical Device: PRO (Protection) (Sheet 1 of 10)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = CO			
BKR1CSWI1	Pos.Oper.ctlVal	CC1:OC1[a]	Close/Open Breaker 1 command
BKR2CSWI2	Pos.Oper.ctlVal	CC2:OC2[a]	Close/Open Breaker 2 command
DC1CSWI1	Pos.Oper.ctlVal	89CC01:89OC01[a]	Close/Open Disconnect 1 command
DC2CSWI2	Pos.Oper.ctlVal	89CC02:89OC02[a]	Close/Open Disconnect 2 command
DC3CSWI3	Pos.Oper.ctlVal	89CC03:89OC03[a]	Close/Open Disconnect 3 command
DC4CSWI4	Pos.Oper.ctlVal	89CC04:89OC04[a]	Close/Open Disconnect 4 command
DC5CSWI5	Pos.Oper.ctlVal	89CC05:89OC05[a]	Close/Open Disconnect 5 command

Table 10.17 Logical Device: PRO (Protection) (Sheet 2 of 10)

Logical Node	Attribute	Data Source	Comment
DC6CSWI6	Pos.Oper.ctlVal	89CC06:89OC06[a]	Close/Open Disconnect 6 command
DC7CSWI7	Pos.Oper.ctlVal	89CC07:89OC07[a]	Close/Open Disconnect 7 command
DC8CSWI8	Pos.Oper.ctlVal	89CC08:89OC08[a]	Close/Open Disconnect 8 command
DC9CSWI9	Pos.Oper.ctlVal	89CC09:89OC09[a]	Close/Open Disconnect 9 command
DC10CSWI10	Pos.Oper.ctlVal	89CC10:89OC10[a]	Close/Open Disconnect 10 command
Functional Constraint = MX			
BS1ASCBR1	AccAbr.instmag.f	B1BCWPA	Circuit Breaker 1 contact wear percentage for Pole A
BS1BSCBR2	AccAbr.instmag.f	B1BCWPB	Circuit Breaker 1 contact wear percentage for Pole B
BS1CSCBR3	AccAbr.instmag.f	B1BCWPC	Circuit Breaker 1 contact wear percentage for Pole C
BS2ASCBR4	AccAbr.instmag.f	B2BCWPA	Circuit Breaker 2 contact wear percentage for Pole A
BS2BSCBR5	AccAbr.instmag.f	B2BCWPB	Circuit Breaker 2 contact wear percentage for Pole B
BS2CSCBR6	AccAbr.instmag.f	B2BCWPC	Circuit Breaker 2 contact wear percentage for Pole C
FLTRFLO1	A.phsA.instCVal.mag.f	FLIA[b]	A-Phase fault current in primary amperes
FLTRFLO1	A.phsB.instCVal.mag.f	FLIB[b]	B-Phase fault current in primary amperes
FLTRFLO1	A.phsC.instCVal.mag.f	FLIC[b]	C-Phase fault current in primary amperes
FLTRFLO1	A.res.instCVal.mag.f	FLIG[b]	Ground fault current in primary amperes
FLTRFLO1	Anseq.instCVal.mag.f	FLIQ[b]	Negative-sequence fault current in primary amperes
FLTRFLO1	FltDiskm.instMag.f	FLDIST[b, c]	Distance to fault
FLTRFLO1	FltZ.instCVal.ang.f	FLZANG[b]	Impedance to fault, angle
FLTRFLO1	FltZ.instCVal.mag.f	FLZMAG[b]	Impedance to fault, magnitude
FLTRFLO2	A.phsA.instCVal.mag.f	FLIA[b]	A-Phase fault current in primary amperes
FLTRFLO2	A.phsB.instCVal.mag.f	FLIB[b]	B-Phase fault current in primary amperes
FLTRFLO2	A.phsC.instCVal.mag.f	FLIC[b]	C-Phase fault current in primary amperes
FLTRFLO2	A.res.instCVal.mag.f	FLIG[b]	Ground fault current in primary amperes
FLTRFLO2	Anseq.instCVal.mag.f	FLIQ[b]	Negative-sequence fault current in primary amperes
FLTRFLO2	FltDiskm.instMag.f	FLTWDST[b, c]	Traveling-wave fault location
FLTRFLO2	FltZ.instCVal.ang.f	FLTWANG[b]	Traveling-wave impedance to fault, angle
FLTRFLO2	FltZ.instCVal.mag.f	FLTWMAG[b]	Traveling-wave impedance to fault, magnitude
Functional Constraint = ST			
LLN0	Mod.stVal	I60MOD[d]	IEC 61850 mode/behavior status
LLN0	Health.stVal	EN?3:1[e]	Relay enabled
BFR1RBRF1	Str.general	CSV02	BFI3P1 OR BFIA1 OR BFIB1 OR BFIC1
BFR1RBRF1	OpEx.general	FBF1	Circuit Breaker 1 circuit breaker failure
BFR1RBRF1	OpEx.phsA	FBFA1	Circuit Breaker 1 A-Phase circuit breaker failure
BFR1RBRF1	OpEx.phsB	FBFB1	Circuit Breaker 1 B-Phase circuit breaker failure
BFR1RBRF1	OpEx.phsC	FBFC1	Circuit Breaker 1 C-Phase circuit breaker failure
BFR1RBRF1	OpIn.general	RT1	Circuit Breaker 1 retrip
BFR1RBRF1	OpIn.phsA	RTA1	Circuit Breaker 1 A-Phase retrip
BFR1RBRF1	OpIn.phsB	RTB1	Circuit Breaker 1 B-Phase retrip
BFR1RBRF1	OpIn.phsC	RTC1	Circuit Breaker 1 C-Phase retrip
BFR2RBRF2	Str.general	CSV03	BFI3P2 OR BFIA2 OR BFIB2 OR BFIC2

Table 10.17 Logical Device: PRO (Protection) (Sheet 3 of 10)

Logical Node	Attribute	Data Source	Comment
BFR2RBRF2	OpEx.general	FBF2	Circuit Breaker 2 circuit breaker failure
BFR2RBRF2	OpEx.phsA	FBFA2	Circuit Breaker 2 A-Phase circuit breaker failure
BFR2RBRF2	OpEx.phsB	FBFB2	Circuit Breaker 2 B-Phase circuit breaker failure
BFR2RBRF2	OpEx.phsC	FBFC2	Circuit Breaker 2 C-Phase circuit breaker failure
BFR2RBRF2	OpIn.general	RT2	Circuit Breaker 2 retrip
BFR2RBRF2	OpIn.phsA	RTA2	Circuit Breaker 2 A-Phase retrip
BFR2RBRF2	OpIn.phsB	RTB2	Circuit Breaker 2 B-Phase retrip
BFR2RBRF2	OpIn.phsC	RTC2	Circuit Breaker 2 C-Phase retrip
BK1AXCBR1	Pos.stVal	52ACL1?1:2[f]	Circuit Breaker 1, Pole A closed
BK1BXCBR2	Pos.stVal	52BCL1?1:2[f]	Circuit Breaker 1, Pole B closed
BK1CXCBR3	Pos.stVal	52CCL1?1:2[f]	Circuit Breaker 1, Pole C closed
BK1RSYN1	Rel.stVal	CSV21	25A1BK1 OR 25A2BK1
BK2AXCBR4	Pos.stVal	52ACL2?1:2[f]	Circuit Breaker 2, Pole A closed
BK2BXCBR5	Pos.stVal	52BCL2?1:2[f]	Circuit Breaker 2, Pole B closed
BK2CXCBR6	Pos.stVal	52CCL2?1:2[f]	Circuit Breaker 2, Pole C closed
BK2RSYN2	Rel.stVal	CSV22	25A1BK2 OR 25A2BK2
BKR1CSWI1	Pos.stVal	52ACL1?1:2[f]	Circuit Breaker 1, Pole A closed
BKR1CSWI1	OpOpn.general	OC1	Circuit Breaker 1 open command
BKR1CSWI1	OpCls.general	CC1	Circuit Breaker 1 close command
BKR1PTRC2	Tr.general	CSV06	TPA1 OR TPB1 OR TPC1
BKR1PTRC2	Tr.phsA	TPA1	Circuit Breaker 1 Trip A
BKR1PTRC2	Tr.phsB	TPB1	Circuit Breaker 1 Trip B
BKR1PTRC2	Tr.phsC	TPC1	Circuit Breaker 1 Trip C
BKR2CSWI2	Pos.stVal	52ACL2?1:2[f]	Circuit Breaker 2, Pole A closed
BKR2CSWI2	OpOpn.general	OC2	Circuit Breaker 2 open command
BKR2CSWI2	OpCls.general	CC2	Circuit Breaker 2 close command
BKR2PTRC3	Tr.general	CSV07	TPA2 OR TPB2 OR TPC2
BKR2PTRC3	Tr.phsA	TPA2	Circuit Breaker 2 Trip A
BKR2PTRC3	Tr.phsB	TPB2	Circuit Breaker 2 Trip B
BKR2PTRC3	Tr.phsC	TPC2	Circuit Breaker 2 Trip C
BS1ASCBR1	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1ASCBR1	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1ASCBR1	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1
BS1ASCBR1	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS1BSCBR2	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1BSCBR2	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1BSCBR2	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1
BS1BSCBR2	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS1CSCBR3	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1CSCBR3	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1CSCBR3	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1

Table 10.17 Logical Device: PRO (Protection) (Sheet 4 of 10)

Logical Node	Attribute	Data Source	Comment
BS1CSCBR3	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS2ASCBR4	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2ASCBR4	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2ASCBR4	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2ASCBR4	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
BS2BSCBR5	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2BSCBR5	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2BSCBR5	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2BSCBR5	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
BS2CSCBR6	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2CSCBR6	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2CSCBR6	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2CSCBR6	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
D81PTOF1	Str.general	CSV09	81D1OVR AND 81D1
D81PTOF1	Op.general	81D1T	Level 1 definite-time frequency element delay
D81PTOF1	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTOF2	Str.general	CSV10	81D2OVR AND 81D2
D81PTOF2	Op.general	81D2T	Level 2 definite-time frequency element delay
D81PTOF2	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTOF3	Str.general	CSV11	81D3OVR AND 81D3
D81PTOF3	Op.general	81D3T	Level 3 definite-time frequency element delay
D81PTOF3	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTOF4	Str.general	CSV12	81D4OVR AND 81D4
D81PTOF4	Op.general	81D4T	Level 4 definite-time frequency element delay
D81PTOF4	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTOF5	Str.general	CSV13	81D5OVR AND 81D5
D81PTOF5	Op.general	81D5T	Level 5 definite-time frequency element delay
D81PTOF5	BlkV.stVal	27B81	Undervoltage Supervision for Frequency Elements
D81PTOF6	Str.general	CSV14	81D6OVR AND 81D6
D81PTOF6	Op.general	81D6T	Level 6 definite-time frequency element delay
D81PTOF6	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF1	Str.general	CSV15	81D1UDR AND 81D1
D81PTUF1	Op.general	81D1T	Level 1 definite-time frequency element delay
D81PTUF1	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF2	Str.general	CSV16	81D2UDR AND 81D2
D81PTUF2	Op.general	81D2T	Level 2 definite-time frequency element delay
D81PTUF2	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF3	Str.general	CSV17	81D3UDR AND 81D3
D81PTUF3	Op.general	81D3T	Level 3 definite-time frequency element delay
D81PTUF3	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF4	Str.general	CSV18	81D4UDR AND 81D4

Table 10.17 Logical Device: PRO (Protection) (Sheet 5 of 10)

Logical Node	Attribute	Data Source	Comment
D81PTUF4	Op.general	81D4T	Level 4 definite-time frequency element delay
D81PTUF4	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF5	Str.general	CSV19	81D5UDR AND 81D5
D81PTUF5	Op.general	81D5T	Level 5 definite-time frequency element delay
D81PTUF5	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D81PTUF6	Str.general	CSV20	81D6UDR AND 81D6
D81PTUF6	Op.general	81D6T	Level 6 definite-time frequency element delay
D81PTUF6	BlkV.stVal	27B81	Undervoltage supervision for frequency elements
D87LPDIF1	Op.general	87OP	87L operated: phase, ground, negative-sequence or from the 87 DTT
D87LPDIF1	Op.phsA	87LA	A-Phase 87L phase element operated
D87LPDIF1	Op.phsB	87LB	B-Phase 87L phase element operated
D87LPDIF1	Op.phsC	87LC	C-Phase 87L phase element operated
D87LPDIF1	Op.neut	87LG	87L zero-sequence element operated
D87LPDIF1	Dnseq.stVal	87LQ	87L negative-sequence element operated
DC10CSWI10	Pos.stVal	89CL10|89OPN10?0:1:2:3[g]	Disconnect 10 status
DC10CSWI10	OpOpn.general	89OC10	Open Disconnect 10 command
DC10CSWI10	OpCls.general	89CC10	Close Disconnect 10 command
DC1CSWI1	Pos.stVal	89CL01|89OPN01?0:1:2:3[g]	Disconnect 1 status
DC1CSWI1	OpOpn.general	89OC01	Open Disconnect 1 command
DC1CSWI1	OpCls.general	89CC01	Close Disconnect 1 command
DC2CSWI2	Pos.stVal	89CL02|89OPN02?0:1:2:3[g]	Disconnect 2 status
DC2CSWI2	OpOpn.general	89OC02	Open Disconnect 2 command
DC2CSWI2	OpCls.general	89CC02	Close Disconnect 2 command
DC3CSWI3	Pos.stVal	89CL03|89OPN03?0:1:2:3[g]	Disconnect 3 status
DC3CSWI3	OpOpn.general	89OC03	Open Disconnect 3 command
DC3CSWI3	OpCls.general	89CC03	Close Disconnect 3 command
DC4CSWI4	Pos.stVal	89CL04|89OPN04?0:1:2:3[g]	Disconnect 4 status
DC4CSWI4	OpOpn.general	89OC04	Open Disconnect 4 command
DC4CSWI4	OpCls.general	89CC04	Close Disconnect 4 command
DC5CSWI5	Pos.stVal	89CL05|89OPN05?0:1:2:3[g]	Disconnect 5 status
DC5CSWI5	OpOpn.general	89OC05	Open Disconnect 5 command
DC5CSWI5	OpCls.general	89CC05	Close Disconnect 5 command
DC6CSWI6	Pos.stVal	89CL06|89OPN06?0:1:2:3[g]	Disconnect 6 status
DC6CSWI6	OpOpn.general	89OC06	Open Disconnect 6 command
DC6CSWI6	OpCls.general	89CC06	Close Disconnect 6 command
DC7CSWI7	Pos.stVal	89CL07|89OPN07?0:1:2:3[g]	Disconnect 7 status
DC7CSWI7	OpOpn.general	89OC07	Open Disconnect 7 command
DC7CSWI7	OpCls.general	89CC07	Close Disconnect 7 command
DC8CSWI8	Pos.stVal	89CL08|89OPN08?0:1:2:3[g]	Disconnect 8 status
DC8CSWI8	OpOpn.general	89OC08	Open Disconnect 8 command

Table 10.17 Logical Device: PRO (Protection) (Sheet 6 of 10)

Logical Node	Attribute	Data Source	Comment
DC8CSWI8	OpCls.general	89CC08	Close Disconnect 8 command
DC9CSWI9	Pos.stVal	89CL09|89OPN09?0:1:2:3[g]	Disconnect 9 status
DC9CSWI9	OpOpn.general	89OC09	Open Disconnect 9 command
DC9CSWI9	OpCls.general	89CC09	Close Disconnect 9 command
DCBPSCH2	TxPrm.general	CSV01	DSTRT OR NSTRT
DCBPSCH2	RxPrm1.general	BTX	Block extension picked up
DCBPSCH2	Op.general	RXPRM	Receiver trip permission
DCBPSCH2	TxBlk.general	Z3RB	Current reversal guard asserted
DCUBPSCH3	TxPrm.general	KEY	Transmit permissive trip signal
DCUBPSCH3	RxPrm1.general	PTRX	Permissive trip received Channel 1 and Channel 2
DCUBPSCH3	Op.general	RXPRM	Receiver trip permission
DCUBPSCH3	EchoWei.stVal	EKEY	Echo received permissive trip signal
DCUBPSCH3	EchoWeiOp.stVal	ECTT	Echo conversion to trip signal
DCUBPSCH3	TxBlk.general	Z3RB	Current reversal guard asserted
F32GRDIR1	Dir.general	32GF	Forward ground directional element
F32PRDIR5	Dir.general	F32P	Forward phase directional declaration
F32QRDIR3	Dir.general	F32Q	Forward negative-sequence phase directional declaration
FLTRDRE1	RcdMade.stVal	FLREP	Event report present
FLTRDRE1	FltNum.stVal	FLRNUM	Event number
FLTRFLO1	FltFrom.stVal	FLFROM[h]	Terminal supplying fault information
FLTRFLO2	FltTwpns.stVal	FLTWPNS	Traveling-wave peak time for fault nanosecond offset
G1PIOC2	Op.general	50G1	Level 1 residual overcurrent element
G1PTOC2	Str.general	67G1	Level 1 residual directional overcurrent element
G1PTOC2	Op.general	67G1T	Level 1 residual delayed directional overcurrent element
G2PIOC5	Op.general	50G2	Level 2 residual overcurrent element
G2PTOC5	Str.general	67G2	Level 2 residual directional overcurrent element
G2PTOC5	Op.general	67G2T	Level 2 residual delayed directional overcurrent element
G3PIOC8	Op.general	50G3	Level 3 residual overcurrent element
G3PTOC8	Str.general	67G3	Level 3 residual directional overcurrent element
G3PTOC8	Op.general	67G3T	Level 3 residual delayed directional overcurrent element
G4PIOC11	Op.general	50G4	Level 4 residual overcurrent element
G4PTOC11	Str.general	67G4	Level 4 residual directional overcurrent element
G4PTOC11	Op.general	67G4T	Level 4 residual delayed directional overcurrent element
LOPPTUV1	Str.general	LOP	Loss-of-potential detected
LOPPTUV1	Op.general	LOP	Loss-of-potential detected
O1P1PTOV1	Str.general	591P1	Overvoltage Element 1, Level 1 picked up
O1P1PTOV1	Op.general	591P1T	Overvoltage Element 1, Level 1 timed out
O1P2PTOV1	Str.general	591P2	Overvoltage Element 1, Level 2 picked up
O1P2PTOV1	Op.general	591P2	Overvoltage Element 1, Level 2 picked up
O2P1PTOV2	Str.general	592P1	Overvoltage Element 2, Level 1 picked up
O2P1PTOV2	Op.general	592P1T	Overvoltage Element 2, Level 1 timed out

Table 10.17 Logical Device: PRO (Protection) (Sheet 7 of 10)

Logical Node	Attribute	Data Source	Comment
O2P2PTOV2	Str.general	592P2	Overvoltage Element 2, Level 2 picked up
O2P2PTOV2	Op.general	592P2	Overvoltage Element 2, Level 2 picked up
O3P1PTOV3	Str.general	593P1	Overvoltage Element 3, Level 1 picked up
O3P1PTOV3	Op.general	593P1T	Overvoltage Element 3, Level 1 timed out
O3P2PTOV3	Str.general	593P2	Overvoltage Element 3, Level 2 picked up
O3P2PTOV3	Op.general	593P2	Overvoltage Element 3, Level 2 picked up
O4P1PTOV4	Str.general	594P1	Overvoltage Element 4, Level 1 picked up
O4P1PTOV4	Op.general	594P1T	Overvoltage Element 4, Level 1 timed out
O4P2PTOV4	Str.general	594P2	Overvoltage Element 4, Level 2 picked up
O4P2PTOV4	Op.general	594P2	Overvoltage Element 4, Level 2 picked up
O5P1PTOV5	Str.general	595P1	Overvoltage Element 5, Level 1 picked up
O5P1PTOV5	Op.general	595P1T	Overvoltage Element 5, Level 1 timed out
O5P2PTOV5	Str.general	595P2	Overvoltage Element 5, Level 2 picked up
O5P2PTOV5	Op.general	595P2	Overvoltage Element 5, Level 2 picked up
O6P1PTOV6	Str.general	596P1	Overvoltage Element 6, Level 1 picked up
O6P1PTOV6	Op.general	596P1T	Overvoltage Element 6, Level 1 timed out
O6P2PTOV6	Str.general	596P2	Overvoltage Element 6, Level 2 picked up
O6P2PTOV6	Op.general	596P2	Overvoltage Element 6, Level 2 picked up
OSB1RPSB2	Str.general	OSB	Out-of-step block
OSB1RPSB2	BlkZn.stVal	OSB1	Block Zone 1 during an out-of-step condition
OSB2RPSB3	Str.general	OSB	Out-of-step block
OSB2RPSB3	BlkZn.stVal	OSB2	Block Zone 2 during an out-of-step condition
OSB3RPSB4	Str.general	OSB	Out-of-step block
OSB3RPSB4	BlkZn.stVal	OSB3	Block Zone 3 during an out-of-step condition
OSB4RPSB5	Str.general	OSB	Out-of-step block
OSB4RPSB5	BlkZn.stVal	OSB4	Block Zone 4 during an out-of-step condition
OSB5RPSB6	Str.general	OSB	Out-of-step block
OSB5RPSB6	BlkZn.stVal	OSB5	Block Zone 5 during an out-of-step condition
OSTRPSB1	Op.general	OST	Out-of-step tripping
P1PIOC1	Op.general	50P1	Level 1 phase overcurrent element
P1PTOC1	Str.general	67P1	Level 1 phase directional overcurrent element
P1PTOC1	Op.general	67P1T	Level 1 phase-delayed directional overcurrent element
P2PIOC4	Op.general	50P2	Level 2 phase overcurrent element
P2PTOC4	Str.general	67P2	Level 2 phase directional overcurrent element
P2PTOC4	Op.general	67P2T	Level 2 phase-delayed directional overcurrent element
P3PIOC7	Op.general	50P3	Level 3 phase overcurrent element
P3PTOC7	Str.general	67P3	Level 3 phase directional overcurrent element
P3PTOC7	Op.general	67P3T	Level 3 phase-delayed directional overcurrent element
P4PIOC10	Op.general	50P4	Level 4 phase overcurrent element
P4PTOC10	Str.general	67P4	Level 4 phase directional overcurrent element
P4PTOC10	Op.general	67P4T	Level 4 phase-delayed directional overcurrent element

Table 10.17 Logical Device: PRO (Protection) (Sheet 8 of 10)

Logical Node	Attribute	Data Source	Comment
POTTPSCH1	TxPrm.general	KEY	Transmit permissive trip signal
POTTPSCH1	RxPrm1.general	PTRX	Permissive trip received Channel 1 and Channel 2
POTTPSCH1	Op.general	RXPRM	Receiver trip permission
POTTPSCH1	EchoWei.stVal	EKEY	Echo received permissive trip signal
POTTPSCH1	EchoWeiOp.stVal	ECTT	Echo conversion to trip signal
POTTPSCH1	TxBlk.general	Z3RB	Current reversal guard asserted
PROLPHD1	PhyHealth.stVal	EN?3:1[e]	Relay enabled
Q1PIOC3	Op.general	50Q1	Level 1 negative-sequence overcurrent element
Q1PTOC3	Str.general	67Q1	Level 1 negative-sequence directional overcurrent element
Q1PTOC3	Op.general	67Q1T	Level 1 negative-sequence delayed directional overcurrent element
Q2PIOC6	Op.general	50Q2	Level 2 negative-sequence overcurrent element
Q2PTOC6	Str.general	67Q2	Level 2 negative-sequence directional overcurrent element
Q2PTOC6	Op.general	67Q2T	Level 2 negative-sequence delayed directional overcurrent element
Q3PIOC9	Op.general	50Q3	Level 3 negative-sequence overcurrent element
Q3PTOC9	Str.general	67Q3	Level 3 negative-sequence directional overcurrent element
Q3PTOC9	Op.general	67Q3T	Level 3 negative-sequence delayed directional overcurrent element
Q4PIOC12	Op.general	50Q4	Level 4 negative-sequence overcurrent element
Q4PTOC12	Str.general	67Q4	Level 4 negative-sequence directional overcurrent element
Q4PTOC12	Op.general	67Q4T	Level 4 negative-sequence delayed directional overcurrent element
R32GRDIR2	Dir.general	32GR	Reverse ground directional element
R32PRDIR6	Dir.general	R32P	Reverse phase directional declaration
R32QRDIR4	Dir.general	R32Q	Reverse negative-sequence phase directional declaration
S10PTOC10	Str.general	51S10	Inverse Time Element 10 picked up
S10PTOC10	Op.general	51T10	Inverse Time Element 10 timed out
S1PTOC1	Str.general	51S01	Inverse Time Element 01 picked up
S1PTOC1	Op.general	51T01	Inverse Time Element 01 timed out
S2PTOC2	Str.general	51S02	Inverse Time Element 02 picked up
S2PTOC2	Op.general	51T02	Inverse Time Element 02 timed out
S3PTOC3	Str.general	51S03	Inverse Time Element 03 picked up
S3PTOC3	Op.general	51T03	Inverse Time Element 03 timed out
S4PTOC4	Str.general	51S04	Inverse Time Element 04 picked up
S4PTOC4	Op.general	51T04	Inverse Time Element 04 timed out
S5PTOC5	Str.general	51S05	Inverse Time Element 05 picked up
S5PTOC5	Op.general	51T05	Inverse Time Element 05 timed out
S6PTOC6	Str.general	51S06	Inverse Time Element 06 picked up
S6PTOC6	Op.general	51T06	Inverse Time Element 06 timed out
S7PTOC7	Str.general	51S07	Inverse Time Element 07 picked up
S7PTOC7	Op.general	51T07	Inverse Time Element 07 timed out

Table 10.17 Logical Device: PRO (Protection) (Sheet 9 of 10)

Logical Node	Attribute	Data Source	Comment
S8PTOC8	Str.general	51S08	Inverse Time Element 08 picked up
S8PTOC8	Op.general	51T08	Inverse Time Element 08 timed out
S9PTOC9	Str.general	51S09	Inverse Time Element 09 picked up
S9PTOC9	Op.general	51T09	Inverse Time Element 09 timed out
TH1PTTR1	Op.general	THRLT1	Thermal element, Level 1 trip
TH1PTTR1	AlmThm.stVal	THRLA1	Thermal element, Level 1 alarm
TH2PTTR2	Op.general	THRLT2	Thermal element, Level 2 trip
TH2PTTR2	AlmThm.stVal	THRLA2	Thermal element, Level 2 alarm
TH3PTTR3	Op.general	THRLT3	Thermal element, Level 3 trip
TH3PTTR3	AlmThm.stVal	THRLA3	Thermal element, Level 3 alarm
TRIPPTRC1	Tr.general	TRIP	TPA OR TPB OR TPC
TRIPPTRC1	Tr.phsA	TPA	Trip A
TRIPPTRC1	Tr.phsB	TPB	Trip B
TRIPPTRC1	Tr.phsC	TPC	Trip C
U1P1PTUV1	Str.general	271P1	Undervoltage Element 1, Level 1 picked up
U1P1PTUV1	Op.general	271P1T	Undervoltage Element 1, Level 1 timed out
U1P2PTUV1	Str.general	271P2	Undervoltage Element 1, Level 2 picked up
U1P2PTUV1	Op.general	271P2	Undervoltage Element 1, Level 2 picked up
U2P1PTUV2	Str.general	272P1	Undervoltage Element 2, Level 1 picked up
U2P1PTUV2	Op.general	272P1T	Undervoltage Element 2, Level 1 timed out
U2P2PTUV2	Str.general	272P2	Undervoltage Element 2, Level 2 picked up
U2P2PTUV2	Op.general	272P2	Undervoltage Element 2, Level 2 picked up
U3P1PTUV3	Str.general	273P1	Undervoltage Element 3, Level 1 picked up
U3P1PTUV3	Op.general	273P1T	Undervoltage Element 3, Level 1 timed out
U3P2PTUV3	Str.general	273P2	Undervoltage Element 3, Level 2 picked up
U3P2PTUV3	Op.general	273P2	Undervoltage Element 3, Level 2 picked up
U4P1PTUV4	Str.general	274P1	Undervoltage Element 4, Level 1 picked up
U4P1PTUV4	Op.general	274P1T	Undervoltage Element 4, Level 1 timed out
U4P2PTUV4	Str.general	274P2	Undervoltage Element 4, Level 2 picked up
U4P2PTUV4	Op.general	274P2	Undervoltage Element 4, Level 2 picked up
U5P1PTUV5	Str.general	275P1	Undervoltage Element 5, Level 1 picked up
U5P1PTUV5	Op.general	275P1T	Undervoltage Element 5, Level 1 timed out
U5P2PTUV5	Str.general	275P2	Undervoltage Element 5, Level 2 picked up
U5P2PTUV5	Op.general	275P2	Undervoltage Element 5, Level 2 picked up
U6P1PTUV6	Str.general	276P1	Undervoltage Element 6, Level 1 picked up
U6P1PTUV6	Op.general	276P1T	Undervoltage Element 6, Level 1 timed out
U6P2PTUV6	Str.general	276P2	Undervoltage Element 6, Level 2 picked up
U6P2PTUV6	Op.general	276P2	Undervoltage Element 6, Level 2 picked up
Z1GPDIS2	Str.general	Z1G	Zone 1 ground distance element
Z1GPDIS2	Op.general	Z1GT	Zone 1 ground distance, time-delayed
Z1PPDIS1	Str.general	Z1P	Zone 1 phase distance element

Table 10.17 Logical Device: PRO (Protection) (Sheet 10 of 10)

Logical Node	Attribute	Data Source	Comment
Z1PPDIS1	Op.general	Z1PT	Zone 1 phase distance, time-delayed
Z2GPDIS4	Str.general	Z2G	Zone 2 ground distance element
Z2GPDIS4	Op.general	Z2GT	Zone 2 ground distance, time-delayed
Z2PPDIS3	Str.general	Z2P	Zone 2 phase distance element
Z2PPDIS3	Op.general	Z2PT	Zone 2 phase distance, time-delayed
Z3GPDIS6	Str.general	Z3G	Zone 3 ground distance element
Z3GPDIS6	Str.dirGeneral	RVRS3?1:2[i]	Asserts when Global setting DIR3 = R
Z3GPDIS6	Op.general	Z3GT	Zone 3 ground distance, time-delayed
Z3PPDIS5	Str.general	Z3P	Zone 3 phase distance element
Z3PPDIS5	Str.dirGeneral	RVRS3?1:2[i]	Asserts when Global setting DIR3 = R
Z3PPDIS5	Op.general	Z3PT	Zone 3 phase distance, time-delayed
Z4GPDIS8	Str.general	Z4G	Zone 4 ground distance element
Z4GPDIS8	Str.dirGeneral	RVRS4?1:2[i]	Asserts when Global setting DIR4 = R
Z4GPDIS8	Op.general	Z4GT	Zone 4 ground distance, time-delayed
Z4PPDIS7	Str.general	Z4P	Zone 4 phase distance element
Z4PPDIS7	Str.dirGeneral	RVRS4?1:2[i]	Asserts when Global setting DIR4 = R
Z4PPDIS7	Op.general	Z4PT	Zone 4 phase distance, time-delayed
Z5GPDIS10	Str.general	Z5G	Zone 5 ground distance element
Z5GPDIS10	Str.dirGeneral	RVRS5?1:2[i]	Asserts when Global setting DIR5 = R
Z5GPDIS10	Op.general	Z5GT	Zone 5 ground distance, time-delayed
Z5PPDIS9	Str.general	Z5P	Zone 5 phase distance element
Z5PPDIS9	Str.dirGeneral	RVRS5?1:2[i]	Asserts when Global setting DIR5 = R
Z5PPDIS9	Op.general	Z5PT	Zone 5 phase distance, time-delayed
Functional Constraint = DC			
LLN0	NamPlt.swRev	VERFID	Relay FID string
PROLPHD1	PhyNam.model	PARNUM	Relay part number
PROLPHD1	PhyNam.serNum	SERNUM	Relay serial number

[a] Writing a value of 1 pulses the first bit. Writing a value of 0 pulses the second bit.
[b] RFLO logical nodes include fault current data from the event summary even if the fault location is invalid.
[c] Fault location units will match line length units (not necessarily km). Value will be –999.99 if fault location is invalid.
[d] I60MOD is an internal data source derived from the I85OMOD analog quantity and is not available to the user.
[e] If enabled, value = 1. If disabled, value = 3.
[f] If closed, value = 2. If open, value = 1.
[g] If closed, value = 2. If open, value = 1. If intermediate, value = 0. A value of 3 is invalid.
[h] FLFROM is an integer that corresponds to the value in the From section of the event summary.
[i] If reverse, value = 2. If forward, value = 1.

Table 10.18 Descriptions of FLFROM Values

From: Value From Event Summary	FLFROM Integer Value
Local	0
Remote 1	1
Remote 2	2
Remote 3	3
TAP	4

Table 10.19 shows the LNs associated with measuring elements, defined as Logical Device MET.

Table 10.19 Logical Device: MET (Metering) (Sheet 1 of 6)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = MX			
DCZBAT1	Vol.instMag.f	DC1	Filtered Station Battery DC Voltage 1
DCZBAT2	Vol.instMag.f	DC2	Filtered Station Battery DC Voltage 2
DMDMDST1	A.phsA.instCVal.mag.f	IAD	Demand A-Phase current
DMDMDST1	A.phsB.instCVal.mag.f	IBD	Demand B-Phase Current
DMDMDST1	A.phsC.instCVal.mag.f	ICD	Demand C-Phase current
DMDMDST1	W.phsA.instCVal.mag.f	PAD	Demand A-Phase real power
DMDMDST1	W.phsB.instCVal.mag.f	PBD	Demand B-Phase real power
DMDMDST1	W.phsC.instCVal.mag.f	PCD	Demand C-Phase real power
DMDMDST1	VAr.phsA.instCVal.mag.f	QAD	Demand A-Phase reactive power
DMDMDST1	VAr.phsB.instCVal.mag.f	QBD	Demand B-Phase reactive power
DMDMDST1	VAr.phsC.instCVal.mag.f	QCD	Demand C-Phase reactive power
DMDMDST1	VA.phsA.instCVal.mag.f	UAD	Demand A-Phase apparent power
DMDMDST1	VA.phsB.instCVal.mag.f	UBD	Demand B-Phase apparent power
DMDMDST1	VA.phsC.instCVal.mag.f	UCD	Demand C-Phase apparent power
DMDMDST1	SeqA.c1.instMag.f	CSV23	0
DMDMDST1	SeqA.c2.instMag.f	3I2D	Demand negative-sequence current
DMDMDST1	SeqA.c3.instMag.f	IGD	Demand zero-sequence current
DMDMDST1	TotW.instMag.f	3PD	Demand three-phase real power
DMDMDST1	TotVAr.instMag.f	3QD	Demand three-phase reactive power
DMDMDST1	TotVA.instMag.f	3UD	Demand three-phase apparent power
METMDST1	A.phsA.instCVal.mag.f	IAD	Demand A-Phase current
METMDST1	A.phsB.instCVal.mag.f	IBD	Demand B-Phase current
METMDST1	A.phsC.instCVal.mag.f	ICD	Demand C-Phase current
METMDST1	W.phsA.instCVal.mag.f	PAD	Demand A-Phase real power
METMDST1	W.phsB.instCVal.mag.f	PBD	Demand B-Phase real power
METMDST1	W.phsC.instCVal.mag.f	PCD	Demand C-Phase real power
METMDST1	VAr.phsA.instCVal.mag.f	QAD	Demand A-Phase reactive power
METMDST1	VAr.phsB.instCVal.mag.f	QBD	Demand B-Phase reactive power
METMDST1	VAr.phsC.instCVal.mag.f	QCD	Demand C-Phase reactive power
METMDST1	VA.phsA.instCVal.mag.f	UAD	Demand A-Phase apparent power
METMDST1	VA.phsB.instCVal.mag.f	UBD	Demand B-Phase apparent power
METMDST1	VA.phsC.instCVal.mag.f	UCD	Demand C-Phase apparent power
METMDST1	SeqA.c1.instMag.f	CSV23	0
METMDST1	SeqA.c2.instMag.f	3I2D	Demand negative-sequence current
METMDST1	SeqA.c3.instMag.f	IGD	Demand zero-sequence current
METMDST1	TotW.instMag.f	3PD	Demand three-phase real power
METMDST1	TotVAr.instMag.f	3QD	Demand three-phase reactive power

Table 10.19 Logical Device: MET (Metering) (Sheet 2 of 6)

Logical Node	Attribute	Data Source	Comment
METMDST1	TotVA.instMag.f	3UD	Demand three-phase apparent power
METMMDF1	Dif.phsA.instCVal.mag.f	87IADM	10-cycle averaged, differential current, A-Phase magnitude
METMMDF1	Dif.phsA.instCVal.ang.f	87IADA	10-cycle averaged, differential current, A-Phase angle
METMMDF1	Dif.phsB.instCVal.mag.f	87IBDM	10-cycle averaged, differential current, B-Phase magnitude
METMMDF1	Dif.phsB.instCVal.ang.f	87IBDA	10-cycle averaged, differential current, B-Phase angle
METMMDF1	Dif.phsC.instCVal.mag.f	87ICDM	10-cycle averaged, differential current, C-Phase magnitude
METMMDF1	Dif.phsC.instCVal.ang.f	87ICDA	10-cycle averaged, differential current, C-Phase angle
METMMDF1	Dif.res.instCVal.mag.f	87IGDM	10-cycle averaged differential residual current magnitude
METMMDF1	Dif.res.instCVal.ang.f	87IGDA	10-cycle averaged, differential residual current angle
METMMDF1	Anseq.instCVal.mag.f	87IQDM	10-cycle averaged, differential negative-sequence current magnitude
METMMDF1	Anseq.instCVal.ang.f	87IQDA	10-cycle averaged, differential negative-sequence current angle
METMMDF1	Local.phsA.instCVal.mag.f	87IALM	10-cycle averaged, aligned local current, A-Phase magnitude
METMMDF1	Local.phsA.instCVal.ang.f	87IALA	10-cycle averaged, aligned local current, B-Phase angle
METMMDF1	Local.phsB.instCVal.mag.f	87IBLM	10-cycle averaged, aligned local current, B-Phase magnitude
METMMDF1	Local.phsB.instCVal.ang.f	87IBLA	10-cycle averaged, aligned local current, B-Phase angle
METMMDF1	Local.phsC.instCVal.mag.f	87ICLM	10-cycle averaged, aligned local current, C-Phase magnitude
METMMDF1	Local.phsC.instCVal.ang.f	87ICLA	10-cycle averaged, aligned local current, C-Phase angle
METMMDF1	Local.res.instCVal.mag.f	87IGLM	10-cycle averaged, aligned local residua-sequence current magnitude
METMMDF1	Local.res.instCVal.ang.f	87IGLA	10-cycle averaged, aligned local residual-sequence current angle
METMMDF1	LocAnseq.instCVal.mag.f	87I1LM	10-cycle averaged, aligned local positive-sequence current magnitude
METMMDF1	LocAnseq.instCVal.ang.f	87I1LA	10-cycle averaged, aligned local positive-sequence current angle
METMMDF1	LocApseq.instCVal.mag.f	87IQLM	10-cycle averaged, aligned local negative-sequence current magnitude
METMMDF1	LocApseq.instCVal.ang.f	87IQLA	10-cycle averaged, aligned local negative-sequence current angle
METMMDF1	Remote1.phsA.instCVal.mag.f	87IAR1M	10-cycle averaged, Aligned Remote 1 current, A-Phase magnitude
METMMDF1	Remote1.phsA.instCVal.ang.f	87IAR1A	10-cycle averaged, Aligned Remote 1 current, A-Phase angle
METMMDF1	Remote1.phsB.instCVal.mag.f	87IBR1M	10-cycle averaged, Aligned Remote 1 current, B-Phase magnitude
METMMDF1	Remote1.phsB.instCVal.ang.f	87IBR1A	10-cycle averaged, Aligned Remote 1 current, B-Phase angle
METMMDF1	Remote1.phsC.instCVal.mag.f	87ICR1M	10-cycle averaged, Aligned Remote 1 current, C-Phase magnitude
METMMDF1	Remote1.phsC.instCVal.ang.f	87ICR1A	10-cycle averaged, Aligned Remote 1 current, C-Phase angle
METMMDF1	Remote1.res.instCVal.mag.f	87IGR1M	10-cycle averaged, Aligned Remote Terminal 1 residual-sequence current magnitude
METMMDF1	Remote1.res.instCVal.ang.f	87IGR1A	10-cycle averaged, Aligned Remote Terminal 1 residual-sequence current angle
METMMDF1	R1Anseq.instCVal.mag.f	87IQR1M	10-cycle averaged, Aligned Remote Terminal 1 negative-sequence current magnitude
METMMDF1	R1Anseq.instCVal.ang.f	87IQR1A	10-cycle averaged, Aligned Remote Terminal 1 negative-sequence current angle
METMMDF1	R1Apseq.instCVal.mag.f	87I1R1M	10-cycle averaged, Aligned Remote Terminal 1 positive-sequence current magnitude
METMMDF1	R1Apseq.instCVal.ang.f	87I1R1A	10-cycle averaged, Aligned Remote Terminal 1 positive-sequence current angle

Table 10.19 Logical Device: MET (Metering) (Sheet 3 of 6)

Logical Node	Attribute	Data Source	Comment
METMMDF1	Remote2.phsA.instCVal.mag.f	87IAR2M	10-cycle averaged, Aligned Remote 2 current, A-Phase magnitude
METMMDF1	Remote2.phsA.instCVal.ang.f	87IAR2A	10-cycle averaged, Aligned Remote 2 current, A-Phase angle
METMMDF1	Remote2.phsB.instCVal.mag.f	87IBR2M	10-cycle averaged, Aligned Remote 2 current, B-Phase magnitude
METMMDF1	Remote2.phsB.instCVal.ang.f	87IBR2A	10-cycle averaged, Aligned Remote 2 current, B-Phase angle
METMMDF1	Remote2.phsC.instCVal.mag.f	87ICR2M	10-cycle averaged, Aligned Remote 2 current, C-Phase magnitude
METMMDF1	Remote2.phsC.instCVal.ang.f	87ICR2A	10-cycle averaged, Aligned Remote 2 current, C-Phase angle
METMMDF1	Remote2.res.instCVal.mag.f	87IGR2M	10-cycle averaged, Aligned Remote Terminal 2 residual-sequence current magnitude
METMMDF1	Remote2.res.instCVal.ang.f	87IGR2A	10-cycle averaged, Aligned Remote Terminal 2 residual-sequence current angle
METMMDF1	R2Anseq.instCVal.mag.f	87IQR2M	10-cycle averaged, Aligned Remote Terminal 2 negative-sequence current magnitude
METMMDF1	R2Anseq.instCVal.ang.f	87IQR2A	10-cycle averaged, Aligned Remote Terminal 2 negative-sequence current angle
METMMDF1	R2Apseq.instCVal.mag.f	87I1R2M	10-cycle averaged, Aligned Remote Terminal 2 positive-sequence current magnitude
METMMDF1	R2Apseq.instCVal.ang.f	87I1R2A	10-cycle averaged, Aligned Remote Terminal 2 positive-sequence current angle
METMMDF1	Remote3.phsA.instCVal.mag.f	87IAR3M	10-cycle averaged, Aligned Remote 3 current, A-Phase magnitude
METMMDF1	Remote3.phsA.instCVal.ang.f	87IAR3A	10-cycle averaged, Aligned Remote 3 current, A-Phase angle
METMMDF1	Remote3.phsB.instCVal.mag.f	87IBR3M	10-cycle averaged, Aligned Remote 3 current, B-Phase magnitude
METMMDF1	Remote3.phsB.instCVal.ang.f	87IBR3A	10-cycle averaged, Aligned Remote 3 current, B-Phase angle
METMMDF1	Remote3.phsC.instCVal.mag.f	87ICR3M	10-cycle averaged, Aligned Remote 3 current, C-Phase magnitude
METMMDF1	Remote3.phsC.instCVal.ang.f	87ICR3A	10-cycle averaged, Aligned Remote 3 current, C-Phase angle
METMMDF1	Remote3.res.instCVal.mag.f	87IGR3M	10-cycle averaged, Aligned Remote Terminal 3 residual-sequence current magnitude
METMMDF1	Remote3.res.instCVal.ang.f	87IGR3A	10-cycle averaged, Aligned Remote Terminal 3 residual-sequence current angle
METMMDF1	R3Anseq.instCVal.mag.f	87IQR3M	10-cycle averaged, Aligned Remote Terminal 3 negative-sequence current magnitude
METMMDF1	R3Anseq.instCVal.ang.f	87IQR3A	10-cycle averaged, Aligned Remote Terminal 3 negative-sequence current angle
METMMDF1	R3Apseq.instCVal.mag.f	87I1R3M	10-cycle averaged, Aligned Remote Terminal 3 positive-sequence current magnitude
METMMDF1	R3Apseq.instCVal.ang.f	87I1R3A	10-cycle averaged, Aligned Remote Terminal 3 positive-sequence current angle
METMMXU1	TotW.instMag.f	3P_F	Fundamental real three-phase power
METMMXU1	TotVAr.instMag.f	3Q_F	Fundamental reactive three-phase power
METMMXU1	TotVA.instMag.f	3S_F	Fundamental apparent three-phase power
METMMXU1	TotPF.instMag.f	3DPF	Three-phase displacement power factor
METMMXU1	Hz.instMag.f	FREQ	Tracking frequency
METMMXU1	PhV.phsA.instCVal.mag.f	VAFM	A-Phase 10-cycle average fundamental phase voltage magnitude
METMMXU1	PhV.phsA.instCVal.ang.f	VAFA	A-Phase 10-cycle average fundamental phase voltage angle
METMMXU1	PhV.phsB.instCVal.mag.f	VBFM	B-Phase 10-cycle average fundamental phase voltage magnitude
METMMXU1	PhV.phsB.instCVal.ang.f	VBFA	B-Phase 10-cycle average fundamental phase voltage angle

Table 10.19 Logical Device: MET (Metering) (Sheet 4 of 6)

Logical Node	Attribute	Data Source	Comment
METMMXU1	PhV.phsC.instCVal.mag.f	VCFM	C-Phase 10-cycle average fundamental phase voltage magnitude
METMMXU1	PhV.phsC.instCVal.ang.f	VCFA	C-Phase 10-cycle average fundamental phase voltage angle
METMMXU1	A1.phsA.instCVal.mag.f	LIAFM	A-Phase 10-cycle averaged fundamental current (magnitude)
METMMXU1	A1.phsA.instCVal.ang.f	LIAFA	10-cycle average fundamental A-Phase current (angle)
METMMXU1	A1.phsB.instCVal.mag.f	LIBFM	B-Phase 10-cycle averaged fundamental current (magnitude)
METMMXU1	A1.phsB.instCVal.ang.f	LIBFA	10-cycle average fundamental B-Phase current (angle)
METMMXU1	A1.phsC.instCVal.mag.f	LICFM	C-Phase 10-cycle averaged fundamental current (magnitude)
METMMXU1	A1.phsC.instCVal.ang.f	LICFA	10-cycle average fundamental C-Phase current (angle)
METMMXU1	A2.phsA.instCVal.mag.f	B1IAFM	A-Phase 10-cycle average fundamental A-Phase current magnitude (Breaker 1)
METMMXU1	A2.phsA.instCVal.ang.f	B1IAFA	A-Phase 10-cycle average fundamental A-Phase current angle (Breaker 1)
METMMXU1	A2.phsB.instCVal.mag.f	B1IBFM	A-Phase 10-cycle average fundamental B-Phase current magnitude (Breaker 1)
METMMXU1	A2.phsB.instCVal.ang.f	B1IBFA	A-Phase 10-cycle average fundamental B-Phase current angle (Breaker 1)
METMMXU1	A2.phsC.instCVal.mag.f	B1ICFM	A-Phase 10-cycle average fundamental C-Phase current magnitude (Breaker 1)
METMMXU1	A2.phsC.instCVal.ang.f	B1ICFA	A-Phase 10-cycle average fundamental C-Phase current angle (Breaker 1)
METMMXU1	A3.phsA.instCVal.mag.f	B2IAFM	A-Phase 10-cycle average fundamental A-Phase current magnitude (Breaker 2)
METMMXU1	A3.phsA.instCVal.ang.f	B2IAFA	A-Phase 10-cycle average fundamental A-Phase current angle (Breaker 2)
METMMXU1	A3.phsB.instCVal.mag.f	B2IBFM	A-Phase 10-cycle average fundamental B-Phase current magnitude (Breaker 2)
METMMXU1	A3.phsB.instCVal.ang.f	B2IBFA	A-Phase 10-cycle average fundamental B-Phase current angle (Breaker 2)
METMMXU1	A3.phsC.instCVal.mag.f	B2ICFM	A-Phase 10-cycle average fundamental C-Phase current magnitude (Breaker 2)
METMMXU1	A3.phsC.instCVal.ang.f	B2ICFA	A-Phase 10-cycle average fundamental C-Phase current angle (Breaker 2)
METMMXU1	W.phsA.instCVal.mag.f	PA_F	A-Phase fundamental real power
METMMXU1	W.phsB.instCVal.mag.f	PB_F	B-Phase fundamental real power
METMMXU1	W.phsC.instCVal.mag.f	PC_F	C-Phase fundamental real power
METMMXU1	VAr.phsA.instCVal.mag.f	QA_F	A-Phase fundamental reactive power
METMMXU1	VAr.phsB.instCVal.mag.f	QB_F	B-Phase fundamental reactive power
METMMXU1	VAr.phsC.instCVal.mag.f	QC_F	C-Phase fundamental reactive power
METMMXU1	PF.phsA.instCVal.mag.f	DPFA	A-Phase displacement power factor
METMMXU1	PF.phsB.instCVal.mag.f	DPFB	B-Phase displacement power factor
METMMXU1	PF.phsC.instCVal.mag.f	DPFC	C-Phase displacement power factor
PKDMDMDST1	A.phsA.instCVal.mag.f	IAPKD	Peak demand A-Phase current
PKDMDMDST1	A.phsB.instCVal.mag.f	IBPKD	Peak demand B-Phase current
PKDMDMDST1	A.phsC.instCVal.mag.f	ICPKD	Peak demand C-Phase current
PKDMDMDST1	W.phsA.instCVal.mag.f	PAPKD	Peak demand A-Phase real power

Table 10.19 Logical Device: MET (Metering) (Sheet 5 of 6)

Logical Node	Attribute	Data Source	Comment
PKDMDMDST1	W.phsB.instCVal.mag.f	PBPKD	Peak demand B-Phase real power
PKDMDMDST1	W.phsC.instCVal.mag.f	PCPKD	Peak demand C-Phase real power
PKDMDMDST1	VAr.phsA.instCVal.mag.f	QAPKD	Peak demand A-Phase reactive power
PKDMDMDST1	VAr.phsB.instCVal.mag.f	QBPKD	Peak demand B-Phase reactive power
PKDMDMDST1	VAr.phsC.instCVal.mag.f	QCPKD	Peak demand C-Phase reactive power
PKDMDMDST1	VA.phsA.instCVal.mag.f	UAPKD	Peak demand A-Phase apparent power
PKDMDMDST1	VA.phsB.instCVal.mag.f	UBPKD	Peak demand B-Phase apparent power
PKDMDMDST1	VA.phsC.instCVal.mag.f	UCPKD	Peak demand C-Phase apparent power
PKDMDMDST1	SeqA.c1.instMag.f	CSV23	0
PKDMDMDST1	SeqA.c2.instMag.f	3I2PKD	Peak demand negative-sequence current
PKDMDMDST1	SeqA.c3.instMag.f	IGPKD	Peak demand zero-sequence current
PKDMDMDST1	TotW.instMag.f	3PPKD	Peak demand three-phase real power
PKDMDMDST1	TotVAr.instMag.f	3QPKD	Peak demand three-phase reactive power
PKDMDMDST1	TotVA.instMag.f	3UPKD	Peak demand three-phase apparent power
SEQMSQI1	SeqA.c1.instCVal.mag.f	LI1M	10-cycle average positive-sequence current (magnitude)
SEQMSQI1	SeqA.c1.instCVal.ang.f	LI1A	10-cycle average positive-sequence current (angle)
SEQMSQI1	SeqA.c2.instCVal.mag.f	L3I2M	10-cycle average negative-sequence current (magnitude)
SEQMSQI1	SeqA.c2.instCVal.ang.f	L3I2A	10-cycle average negative-sequence current (angle)
SEQMSQI1	SeqA.c3.instCVal.mag.f	LIGM	10-cycle average zero-sequence current (magnitude)
SEQMSQI1	SeqA.c3.instCVal.ang.f	LIGA	10-cycle average zero-sequence current (angle)
SEQMSQI1	SeqV.c1.instCVal.mag.f	V1M	10-cycle average positive-sequence voltage (magnitude)
SEQMSQI1	SeqV.c1.instCVal.ang.f	V1A	10-cycle average positive-sequence voltage (angle)
SEQMSQI1	SeqV.c2.instCVal.mag.f	3V2M	10-cycle average negative-sequence voltage (magnitude)
SEQMSQI1	SeqV.c2.instCVal.ang.f	3V2A	10-cycle average negative-sequence voltage (angle)
SEQMSQI1	SeqV.c3.instCVal.mag.f	3V0M	10-cycle average zero-sequence voltage (magnitude)
SEQMSQI1	SeqV.c3.instCVal.ang.f	3V0A	10-cycle average zero-sequence voltage (angle)
Functional Constraint = ST			
DCZBAT1	BatWrn.stVal	DC1W	DC Monitor 1 warning alarm
DCZBAT1	BatFail.stVal	DC1F	DC Monitor 1 fail alarm
DCZBAT1	BatGndFlt.stVal	DC1G	DC Monitor 1 ground fault alarm
DCZBAT1	BatDvAlm.stVal	DC1R	DC Monitor 1 alarm for ac ripple
DCZBAT2	BatWrn.stVal	DC2W	DC Monitor 2 warning alarm
DCZBAT2	BatFail.stVal	DC2F	DC Monitor 2 fail alarm
DCZBAT2	BatGndFlt.stVal	DC2G	DC Monitor 2 ground fault alarm
DCZBAT2	BatDvAlm.stVal	DC2R	DC Monitor 2 alarm for ac ripple
LLN0	Health.stVal	EN?3:1[a]	Relay enabled
LLN0	Mod.stVal	I60MOD[b]	IEC 61850 mode/behavior status
METLPHD1	PhyHealth.stVal	EN?3:1[a]	Relay enabled
METMDST1	DmdWh.actVal	3MWHIN	Negative (import) three-phase energy, megawatt-hour
METMDST1	SupWh.actVal	3MWHOUT	Positive (export) three-phase energy, megawatt-hour

Table 10.19 Logical Device: MET (Metering) (Sheet 6 of 6)

Logical Node	Attribute	Data Source	Comment
METMMTR1	DmdWh.actVal	3MWHIN	Negative (import) three-phase energy, megawatt-hour
METMMTR1	SupWh.actVal	3MWHOUT	Positive (export) three-phase energy, megawatt-hour
Functional Constraint = DC			
DMDMDST1	NamPlt.swRev	VERFID	Relay FID string
LLN0	NamPlt.swRev	VERFID	Relay FID string
METLPHD1	PhyNam.model	PARNUM	Relay part number
METLPHD1	PhyNam.serNum	SERNUM	Relay serial number
METMDST1	NamPlt.swRev	VERFID	Relay FID string
METMMDF1	NamPlt.swRev	VERFID	Relay FID string
PKDMDMDST1	NamPlt.swRev	VERFID	Relay FID string

[a] If enabled, value = 1. If disabled, value = 3.

[b] I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.

Table 10.20 shows LNs specific to the SEL-411L that are associated with the annunciation element, defined as Logical Device ANN. See *Section 17: IEC 61850 Communication in the SEL-400 Series Relay Instruction Manual* for ANN LNs supported by both the SEL-411L and other SEL-400 series relays.

Table 10.20 Logical Device ANN (Annunciation)

Logical Node	Attribute	Data Source	Comment
D87LGGIO1	Ind01.stVal	87BLK	87L current differential blocked
D87LGGIO1	Ind02.stVal	87BLKL	87L current differential blocked locally
D87LGGIO1	Ind03.stVal	87CH1AC	Channel 1 is active
D87LGGIO1	Ind04.stVal	87CH1AL	Alarm asserted for Channel 1
D87LGGIO1	Ind05.stVal	87CH1OK	Communication on Channel 1 is OK
D87LGGIO1	Ind06.stVal	87CH2AC	Channel 2 is active
D87LGGIO1	Ind07.stVal	87CH2AL	Alarm asserted for Channel 2
D87LGGIO1	Ind08.stVal	87CH2OK	Communication on Channel 2 is OK
D87LGGIO1	Ind09.stVal	87CH3AC	Channel 3 is active
D87LGGIO1	Ind10.stVal	87CH3AL	Alarm asserted for Channel 3
D87LGGIO1	Ind11.stVal	87CH3OK	Communication on Channel 3 is OK
D87LGGIO1	Ind12.stVal	87DD	Disturbance detected on 87 channel (local and remote)
D87LGGIO1	Ind13.stVal	87ERR1	87L watchdog Stage 1 operation
D87LGGIO1	Ind14.stVal	87ERR2	87L watchdog Stage 2 operation
D87LGGIO1	Ind15.stVal	87HSB	Hot stand-by channel switch
D87LGGIO1	Ind16.stVal	87TOK	Internal time suitable for 87L time-based synchronization

Synchrophasors

General synchrophasor operation is described in *Section 18: Synchrophasors in the SEL-400 Series Relays Instruction Manual*. This section describes characteristics of synchrophasors that are unique to the SEL-411L.

The SEL-411L has 6 current channels and 6 voltage channels. Current Terminals W and X and Voltage Terminals Y and Z are three-phase channels. The PMU combines Channels W and X to create a pseudo Terminal S.

From these 12 channels, the PMU can measure as many as 20 synchrophasors; 15 phase synchrophasors, and 5 positive-sequence synchrophasors. Synchrophasors are always in primary, so set the CT and PT ratios in the group settings appropriately. Note that CTRW applies to all the channels in Terminal S.

Table 10.21 shows the voltage synchrophasor name, enable conditions and the PT ratio used to scale to the Primary values.

Table 10.21 Voltage Synchrophasor Names

Phasor Name	Phasor Enable Conditions	PT Ratio
V1YPM	PHDV*q* = V1 or ALL AND Terminal Y included	PTRY
VAYPM	PHDV*q* = PH or ALL AND Terminal Y included	PTRY
VBYPM	PHDV*q* = PH or ALL AND Terminal Y included	PTRY
VCYPM	PHDV*q* = PH or ALL AND Terminal Y included	PTRY
V1ZPM	PHDV*q* = V1 or ALL AND Terminal Z included	PTRZ
VAZPM	PHDV*q* = PH or ALL AND Terminal Z included	PTRZ
VBZPM	PHDV*q* = PH or ALL AND Terminal Z included	PTRZ
VCZPM	PHDV*q* = PH or ALL AND Terminal Z included	PTRZ

Table 10.22 shows the current synchrophasor names, enable conditions, and the CT ratio used to scale to the Primary values.

Table 10.22 Current Synchrophasor Names

Phasor Name	Phasor Enable Conditions	CT Ratio
I1SPM	PHDI*q* = I1 or ALL AND Terminal S included	CTRW
IASPM	PHDI*q* = PH or ALL AND Terminal S included	CTRW
IBSPM	PHDI*q* = PH or ALL AND Terminal S included	CTRW
ICSPM	PHDI*q* = PH or ALL AND Terminal S included	CTRW
I1WPM	PHDI*q* = I1 or ALL AND Terminal W included	CTRW
IAWPM	PHDI*q* = PH or ALL AND Terminal W included	CTRW
IBWPM	PHDI*q* = PH or ALL AND Terminal W included	CTRW
ICWPM	PHDI*q* = PH or ALL AND Terminal W included	CTRW
I1XPM	PHDI*q* = I1 or ALL AND Terminal X included	CTRX
IAXPM	PHDI*q* = PH or ALL AND Terminal X included	CTRX
IBXPM	PHDI*q* = PH or ALL AND Terminal X included	CTRX
ICXPM	PHDI*q* = PH or ALL AND Terminal X included	CTRX

Table 10.23 describes the order of synchrophasors inside the data packet when operating in legacy mode (LEGACY = Y).

Table 10.23 Synchrophasor Order in Data Stream (Voltages and Currents)

Synchrophasors[a] (Analog Quantity Names)				Included When Global Settings Are as Follows:
Polar[b]		Rectangular[c]		
Magnitude	Angle	Real	Imaginary	
V1*m*PMM[d]	V1*m*PMA	V1*m*PMR	V1*m*PMI	PHDATAV := V1 or ALL
VA*m*PMM	VA*m*PMA	VA*m*PMR	VA*m*PMI	PHDATAV := PH or ALL
VB*m*PMM	VB*m*PMA	VB*m*PMR	VB*m*PMI	
VC*m*PMM	VC*m*PMA	VC*m*PMR	VC*m*PMI	
I1*n*PMM[e]	I1*n*PMA	I1*n*PMR	I1*n*PMI	PHDATAI := I1 or ALL
IA*n*PMM	IA*n*PMA	IA*n*PMR	IA*n*PMI	PHDATAI := PH or ALL
IB*n*PMM	IB*n*PMA	IB*n*PMR	IB*n*PMI	
IC*n*PMM	IC*n*PMA	IC*n*PMR	IC*n*PMI	

[a] Synchrophasors are included in the order shown (i.e., voltages, if selected, will always precede currents).

[b] Polar coordinate values are sent when PHFMT := P.

[c] Rectangular (real and imaginary) values are sent when PHFMT := R.

[d] Where:
m = Y if PHVOLT includes Y
m = Z if PHVOLT includes Z.

[e] Where:
n = W if PHCURR includes W
n = X if PHCURR includes X
n = S if PHCURR includes S.

SECTION 11

Relay Word Bits

This section contains tables of the Relay Word bits available within the SEL-411L relay.

Alphabetical List

Table 11.1 lists the Relay Word bits in alphabetical order.

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 1 of 42)

Name	Bit Description	Row
25A1BK1	Circuit Breaker 1 voltages within Synchronism Angle 1	28
25A1BK2	Circuit Breaker 2 voltages within Synchronism Angle 1	30
25A2BK1	Circuit Breaker 1 voltages within Synchronism Angle 2	29
25A2BK2	Circuit Breaker 2 voltages within Synchronism Angle 2	30
25ENBK1	Circuit Breaker 1 synchronism-check element enable	28
25ENBK2	Circuit Breaker 2 synchronism-check element enable	29
25W1BK1	Circuit Breaker 1 Angle 1 within Window 1	28
25W1BK2	Circuit Breaker 2 Angle 1 within Window 1	30
25W2BK1	Circuit Breaker 1 Angle 2 within Window 2	28
25W2BK2	Circuit Breaker 2 Angle 2 within Window 2	30
271P1	Undervoltage Element 1, Level 1 picked up	231
271P1T	Undervoltage Element 1, Level 1 timed out	232
271P2	Undervoltage Element 1, Level 2 picked up	233
272P1	Undervoltage Element 2, Level 1 picked up	231
272P1T	Undervoltage Element 2, Level 1 timed out	232
272P2	Undervoltage Element 2, Level 2 picked up	233
273P1	Undervoltage Element 3, Level 1 picked up	232
273P1T	Undervoltage Element 3, Level 1 timed out	232
273P2	Undervoltage Element 3, Level 2 picked up	233
274P1	Undervoltage Element 4, Level 1 picked up	232
274P1T	Undervoltage Element 4, Level 1 timed out	232
274P2	Undervoltage Element 4, Level 2 picked up	233
275P1	Undervoltage Element 5, Level 1 picked up	232
275P1T	Undervoltage Element 5, Level 1 timed out	233
275P2	Undervoltage Element 5, Level 2 picked up	233
276P1	Undervoltage Element 6, Level 1 picked up	232
276P1T	Undervoltage Element 6, Level 1 timed out	233
276P2	Undervoltage Element 6, Level 2 picked up	233

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 2 of 42)

Name	Bit Description	Row
27APO	A-Phase undervoltage, pole open	81
27AWI	A-Phase undervoltage condition	58
27B81	Undervoltage supervision for frequency elements	394
27BPO	B-Phase undervoltage, pole open	81
27BWI	B-Phase undervoltage condition	58
27CPO	C-Phase undervoltage, pole open	82
27CWI	C-Phase undervoltage condition	58
27TC1–27TC6	Undervoltage Elements 1–6 torque control asserted.	231
2POBK1	Two poles open Circuit Breaker 1	45
2POBK2	Two poles open Circuit Breaker 2	45
32GF	Forward ground directional element	27
32GR	Reverse ground directional element	27
32IE	32I internal enable	26
32OP01	Overpower Element 01 picked up	448
32OP02	Overpower Element 02 picked up	448
32OP03	Overpower Element 03 picked up	448
32OP04	Overpower Element 04 picked up	449
32OPT01	Overpower Element 01 timed out	448
32OPT02	Overpower Element 02 timed out	448
32OPT03	Overpower Element 03 timed out	449
32OPT04	Overpower Element 04 timed out	449
32QE	32Q internal enable	26
32QF	Forward negative-sequence overcurrent directional declaration	25
32QGE	32QG internal enable	26
32QR	Reverse negative-sequence overcurrent directional declaration	25
32SPOF	Forward open-pole directional declaration	25
32SPOR	Reverse open-pole directional declaration	25
32UP01	Underpower Element 01 picked up	449
32UP02	Underpower Element 02 picked up	450
32UP03	Underpower Element 03 picked up	450
32UP04	Underpower Element 04 picked up	450
32UPT01	Underpower Element 01 timed out	449
32UPT02	Underpower Element 02 timed out	450
32UPT03	Underpower Element 03 timed out	450
32UPT04	Underpower Element 04 timed out	450
32VE	32V internal enable	26
3P1CLS	Three-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)	42
3P2CLS	Three-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)	42
3PARC	Three-pole reclose initiate qualified	39
3PLSHT	Three-pole reclose last shot	40
3PO	All three poles open	81

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 3 of 42)

Name	Bit Description	Row
3POBK1	Three-pole open Circuit Breaker 1	39
3POBK2	Three-pole open Circuit Breaker 2	40
3POI	Three-pole open interval timing	47
3POISC	Three-pole open interval supervision condition	47
3POLINE	Three-pole open line	40
3PRCIP	Three-pole reclaim in progress	45
3PRI	Three-pole reclose initiation (SELOGIC control equation)	39
3PS	Trip logic three-phase selected	54
3PSHOT0–3PSHOT4	Three-pole shot counter = 0–4	46
3PT	Three-pole trip	55
50ABC	Positive-sequence current above 50ABCP threshold	20
50FA1	Circuit Breaker 1 A-Phase current threshold exceeded	66
50FA2	Circuit Breaker 2 A-Phase current threshold exceeded	72
50FB1	Circuit Breaker 1 B-Phase current threshold exceeded	66
50FB2	Circuit Breaker 2 B-Phase current threshold exceeded	72
50FC1	Circuit Breaker 1 C-Phase current threshold exceeded	66
50FC2	Circuit Breaker 2 C-Phase current threshold exceeded	72
50FOA1	Circuit Breaker 1 A-Phase flashover current threshold exceeded	69
50FOA2	Circuit Breaker 2 A-Phase flashover current threshold exceeded	75
50FOB1	Circuit Breaker 1 B-Phase flashover current threshold exceeded	69
50FOB2	Circuit Breaker 2 B-Phase flashover current threshold exceeded	75
50FOC1	Circuit Breaker 1 C-Phase flashover current threshold exceeded	69
50FOC2	Circuit Breaker 2 C-Phase flashover current threshold exceeded	75
50G1–50G4	Levels 1–4 residual overcurrent element	32
50GF	Forward zero-sequence supervisory current element	26
50GR	Reverse zero-sequence supervisory current element	26
50HSTC[a]	High-speed overcurrent element torque control	442
50LCA1	Circuit Breaker 1 A-Phase load current threshold exceeded	68
50LCA2	Circuit Breaker 2 A-Phase load current threshold exceeded	74
50LCB1	Circuit Breaker 1 B-Phase load current threshold exceeded	68
50LCB2	Circuit Breaker 2 B-Phase load current threshold exceeded	74
50LCC1	Circuit Breaker 1 C-Phase load current threshold exceeded	68
50LCC2	Circuit Breaker 2 C-Phase load current threshold exceeded	74
50P1–50P4	Levels 1–4 phase overcurrent element	31
50PHS[a]	High-speed overcurrent phase-to-ground element	442
50PPHS[a]	High-speed overcurrent phase-to-phase element	442
50Q1–50Q4	Levels 1–4 negative-sequence overcurrent element	34
50QF	Forward negative-sequence supervisory current element	26
50QR	Reverse negative-sequence supervisory current element	26
50R1	Circuit Breaker 1 residual current threshold exceeded	68
50R2	Circuit Breaker 2 residual current threshold exceeded	74

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 4 of 42)

Name	Bit Description	Row
51MM01	Inverse-time Element 01 pickup setting outside of specified limits	108
51MM02	Inverse-time Element 02 pickup setting outside of specified limits	108
51MM03	Inverse-time Element 03 pickup setting outside of specified limits	109
51MM04	Inverse-time Element 04 pickup setting outside of specified limits	109
51MM05	Inverse-time Element 05 pickup setting outside of specified limits	110
51MM06	Inverse-time Element 06 pickup setting outside of specified limits	110
51MM07	Inverse-time Element 07 pickup setting outside of specified limits	111
51MM08	Inverse-time Element 08 pickup setting outside of specified limits	111
51MM09	Inverse-time Element 09 pickup setting outside of specified limits	112
51MM10	Inverse-time Element 10 pickup setting outside of specified limits	112
51R01	Inverse-time Element 01 reset	108
51R02	Inverse-time Element 02 reset	108
51R03	Inverse-time Element 03 reset	109
51R04	Inverse-time Element 04 reset	109
51R05	Inverse-time Element 05 reset	110
51R06	Inverse-time Element 06 reset	110
51R07	Inverse-time Element 07 reset	111
51R08	Inverse-time Element 08 reset	111
51R09	Inverse-time Element 09 reset	112
51R10	Inverse-time Element 10 reset	112
51S01–51S06	Inverse-time Elements 01–06 picked up	37
51S07–51S10	Inverse-time Elements 07–10 picked up	38
51T01–51T08	Inverse-time Elements 01–08 timed out	36
51T09	Inverse-time Element 09 timed out	37
51T10	Inverse-time Element 10 timed out	37
51TC01	Inverse-time Element 01 enabled	108
51TC02	Inverse-time Element 02 enabled	108
51TC03	Inverse-time Element 03 enabled	109
51TC04	Inverse-time Element 04 enabled	109
51TC05	Inverse-time Element 05 enabled	110
51TC06	Inverse-time Element 06 enabled	110
51TC07	Inverse-time Element 07 enabled	111
51TC08	Inverse-time Element 08 enabled	111
51TC09	Inverse-time Element 09 enabled	112
51TC10	Inverse-time Element 10 enabled	112
51TM01	Inverse-time Element 01 time dial setting outside of specified limits	108
51TM02	Inverse-time Element 02 time dial setting outside of specified limits	108
51TM03	Inverse-time Element 03 time dial setting outside of specified limits	109
51TM04	Inverse-time Element 04 time dial setting outside of specified limits	109
51TM05	Inverse-time Element 05 time dial setting outside of specified limits	110
51TM06	Inverse-time Element 06 time dial setting outside of specified limits	110

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 5 of 42)

Name	Bit Description	Row
51TM07	Inverse-time Element 07 time dial setting outside of specified limits	111
51TM08	Inverse-time Element 08 time dial setting outside of specified limits	111
51TM09	Inverse-time Element 09 time dial setting outside of specified limits	112
51TM10	Inverse-time Element 10 time dial setting outside of specified limits	112
521_ALM	Breaker 1 status alarm	379
521CLSM	Breaker 1 closed	379
522_ALM	Breaker 2 status alarm	379
522CLSM	Breaker 2 closed	379
523_ALM	Breaker 3 status alarm	379
523CLSM	Breaker 3 closed	379
52AA1	Circuit Breaker 1, Pole A status	84
52AA2	Circuit Breaker 2, Pole A status	86
52AAL1	Circuit Breaker 1, Pole A alarm	84
52AAL2	Circuit Breaker 2, Pole A alarm	85
52AB1	Circuit Breaker 1, Pole B status	84
52AB2	Circuit Breaker 2, Pole B status	86
52AC1	Circuit Breaker 1, Pole C status	85
52AC2	Circuit Breaker 2, Pole C status	86
52ACL1	Circuit Breaker 1, Pole A closed	84
52ACL2	Circuit Breaker 2, Pole A closed	85
52BAL1	Circuit Breaker 1, Pole B alarm	84
52BAL2	Circuit Breaker 2, Pole B alarm	85
52BCL1	Circuit Breaker 1, Pole B closed	84
52BCL2	Circuit Breaker 2, Pole B closed	85
52CAL1	Circuit Breaker 1, Pole C alarm	84
52CAL2	Circuit Breaker 2, Pole C alarm	85
52CCL1	Circuit Breaker 1, Pole C closed	84
52CCL2	Circuit Breaker 2, Pole C closed	85
591P1	Overvoltage Element 1, Level 1 picked up	234
591P1T	Overvoltage Element 1, Level 1 timed out	235
591P2	Overvoltage Element 1, Level 2 picked up	236
592P1	Overvoltage Element 2, Level 1 picked up	234
592P1T	Overvoltage Element 2, Level 1 timed out	235
592P2	Overvoltage Element 2, Level 2 picked up	236
593P1	Overvoltage Element 3, Level 1 picked up	235
593P1T	Overvoltage Element 3, Level 1 timed out	235
593P2	Overvoltage Element 3, Level 2 picked up	236
594P1	Overvoltage Element 4, Level 1 picked up	235
594P1T	Overvoltage Element 4, Level 1 timed out	235
594P2	Overvoltage Element 4, Level 2 picked up	236
595P1	Overvoltage Element 5, Level 1 picked up	235

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 6 of 42)

Name	Bit Description	Row
595P1T	Overvoltage Element 5, Level 1 timed out	236
595P2	Overvoltage Element 5, Level 2 picked up	236
596P1	Overvoltage Element 6, Level 1 picked up	235
596P1T	Overvoltage Element 6, Level 1 timed out	236
596P2	Overvoltage Element 6, Level 2 picked up	236
59TC1–59TC6	Overvoltage Elements 1–6 torque control asserted	234
59VDIF1	Breaker 1 synchronizing difference voltage less than limit	35
59VDIF2	Breaker 2 synchronizing difference voltage less than limit	35
59VP	VP within healthy voltage window	28
59VP1	Breaker 1 polarizing voltage within healthy voltage window	35
59VP2	Breaker 2 polarizing voltage within healthy voltage window	35
59VS1	VS1 within healthy voltage window	28
59VS2	VS2 within healthy voltage window	29
67G1–67G4	Levels 1–4 residual directional overcurrent element	33
67G1T–67G4T	Levels 1–4 residual delayed directional overcurrent element	33
67P1–67P4	Levels 1–4 phase directional overcurrent element	31
67P1T–67P4T	Levels 1–4 phase-delayed directional overcurrent element	32
67PHS[a]	High-speed overcurrent phase-to-ground forward element	442
67PPHS[a]	High-speed overcurrent phase-to-phase forward element	442
67Q1–67Q4	Levels 1–4 negative-sequence directional overcurrent element	34
67Q1T–67Q4T	Levels 1–4 negative sequence delayed directional overcurrent element	35
67QG2S	Negative-sequence and residual directional overcurrent short delay element	60
67QUBF	Forward direction supervised output from 50QUBP	22
67QUBR	Reverse direction supervised output from 50QUBP	22
79CY1	Relay in single-pole reclose cycle state	40
79CY3	Relay in three-pole reclose cycle state	40
79STRT	Relay in start state	47
81D1	Level 1 definite-time frequency element pickup	394
81D1OVR	Level 1 overfrequency element pick up	394
81D1T	Level 1 definite-time frequency element delay	394
81D1UDR	Level 1 underfrequency element pickup	394
81D2	Level 2 definite-time frequency element pickup	395
81D2OVR	Level 2 overfrequency element pickup	395
81D2T	Level 2 definite-time frequency element delay	395
81D2UDR	Level 2 underfrequency element pickup	395
81D3	Level 3 definite-time frequency element pickup	395
81D3OVR	Level 3 overfrequency element pickup	395
81D3T	Level 3 definite-time frequency element delay	395
81D3UDR	Level 3 underfrequency element pickup	395
81D4	Level 4 definite-time frequency element pickup	396
81D4OVR	Level 4 overfrequency element pickup	396

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 7 of 42)

Name	Bit Description	Row
81D4T	Level 4 definite-time frequency element delay	396
81D4UDR	Level 4 underfrequency element pickup	396
81D5	Level 5 definite-time frequency element pickup	396
81D5OVR	Level 5 overfrequency element pickup	396
81D5T	Level 5 definite-time frequency element delay	396
81D5UDR	Level 5 underfrequency element pickup	396
81D6	Level 6 definite-time frequency element pickup	397
81D6OVR	Level 6 overfrequency element pickup	397
81D6T	Level 6 definite-time frequency element delay	397
81D6UDR	Level 6 underfrequency element pickup	397
87ABK2	Second harmonic present in A-Phase differential current	121
87ABK5	Fifth harmonic present in A-Phase differential current	121
87ALARM	87L communications quality watchdog alarm	119
87BBK2	Second harmonic present in B-Phase differential current	121
87BBK5	Fifth harmonic present in B-Phase differential current	121
87BLK	87L current differential blocked	411
87BLKL	87L current differential blocked at local relay	411
87BLOCK	Block local and remote 87L elements	405
87C1BCH	Channel 1 binary checksum status	434
87C2BCH	Channel 2 binary checksum status	434
87C3BCH	Channel 3 binary checksum status	434
87CBK2	Second harmonic present in C-Phase differential current	121
87CBK5	Fifth harmonic present in C-Phase differential current	121
87CCB	Best possible charging current compensation	97
87CCC	Charging current compensation applied to local terminal currents using the local voltage	97
87CCD	Charging current compensation degraded	97
87CCU	Charging current compensation unavailable	97
87CH1AC	Channel 1 is active	120
87CH1AL	Alarm asserted for Channel 1	114
87CH1AM	Channel asymmetry alarm for Channel 1	113
87CH1BR	Temporary channel breaker detected in Channel 1	114
87CH1CH	Channel 1 precise clock calculations	407
87CH1CL	Channel 1 coarse clock calculations	407
87CH1CS	Channel 1 channel-based synchronization	408
87CH1DT	Step change in the round-trip alarm for Channel 1	99
87CH1FB	Channel 1 time fallback mode	411
87CH1FC	Channel 1 forced to channel-based synchronization	407
87CH1FO	Channel 1 forced out	405
87CH1FT	Channel 1 force time-based synchronization	408
87CH1HS	Channel 1 high-synchronization quality	410
87CH1LP	Lost packet alarm for Channel 1	113

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 8 of 42)

Name	Bit Description	Row
87CH1LS	Channel 1 low-synchronization quality	410
87CH1NB	Noise burst detected in Channel 1	113
87CH1NS	Channel 1 no synchronization	409
87CH1OK	Communication on channel 1 is OK	98
87CH1RQ	Channel 1 is required	120
87CH1T	Maximum channel delay alarm for Channel 1	99
87CH1TK	Time is OK at both relays of Channel 1	408
87CH1TS	Channel 1 time-based synchronization	409
87CH2AC	Channel 2 is active	120
87CH2AL	Alarm asserted for Channel 2	114
87CH2AM	Channel asymmetry alarm for Channel 2	113
87CH2BR	Temporary channel breaker detected in Channel 2	114
87CH2CH	Channel 2 precise clock calculations	407
87CH2CL	Channel 2 coarse clock calculations	407
87CH2CS	Channel 2 channel-based synchronization	409
87CH2DT	Step change in the round-trip alarm for Channel 2	99
87CH2FB	Channel 2 time fallback mode	411
87CH2FC	Channel 2 forced to channel-based synchronization	407
87CH2FO	Channel 2 forced out	405
87CH2FT	Channel 2 force time-based synchronization	408
87CH2HS	Channel 2 high-synchronization quality	410
87CH2LP	Lost packet alarm for Channel 2	113
87CH2LS	Channel 2 low-synchronization quality	411
87CH2NB	Noise burst detected in Channel 2	113
87CH2NS	Channel 2 no synchronization	409
87CH2OK	Communication on Channel 2 is OK	98
87CH2RQ	Channel 2 is required	120
87CH2T	Maximum channel delay alarm for Channel 2	99
87CH2TK	Time is OK at both relays of Channel 2	408
87CH2TS	Channel 2 time-based synchronization	409
87CH3AC	Channel 3 is active	120
87CH3AL	Alarm asserted for Channel 3	114
87CH3BR	Temporary channel breaker detected in Channel 3	114
87CH3CH	Channel 3 precise clock calculations	407
87CH3CL	Channel 3 coarse clock calculations	407
87CH3CS	Channel 3 channel-based synchronization	409
87CH3DT	Step change in the round-trip alarm for Channel 3	99
87CH3FB	Channel 3 time fallback mode	411
87CH3FC	Channel 3 forced to channel-based synchronization	408
87CH3FO	Channel 3 forced out	405
87CH3FT	Channel 3 force time-based synchronization	408

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 9 of 42)

Name	Bit Description	Row
87CH3HS	Channel 3 high-synchronization quality	410
87CH3LP	Lost packet alarm for Channel 3	113
87CH3LS	Channel 3 low-synchronization quality	411
87CH3NB	Noise burst detected in Channel 3	114
87CH3NS	Channel 3 no synchronization	409
87CH3OK	Communication on Channel 3 is OK	98
87CH3RQ	Channel 3 is required	120
87CH3T	Maximum channel delay alarm for Channel 3	99
87CH3TK	Time is OK at both relays of Channel 3	408
87CH3TS	Channel 3 time-based synchronization	409
87CHTRG	Trigger bit for 87L recording	116
87CTWL	Terminal W included in 87L element	97
87CTXL	Terminal X included in 87L element	97
87DD	Disturbance detected (local and remote)	95
87DDIL	Disturbance detected in local 87L currents	404
87DDL	Disturbance detected in local 87L currents or LINEV voltages	97
87DDR	Disturbance detected in remote currents	97
87DDRD	Incremental change detected in remote currents	404
87DDVL	Disturbance detected in local 87L voltages	404
87DTT1–87DTT3	87L direct transfer trip received from Remote Terminals 1–3	115
87DTTI	Differential element distributed trip initiated	116
87DTTRX	87L Direct Transfer Trip received and validated	94
87EFD	External fault detected in a vicinity of the protected line	96
87EFDL	External fault detected at the local terminal	96
87EFDR	External fault detected by one of the remote terminals	96
87ERR1	87L watchdog Stage 1 operation	119
87ERR2	87L watchdog Stage 2 operation	119
87FIDEN	87FIDEN logic enabled	49
87FIDPH	Ungrounded 87L FID logic enabled	50
87FLSOK	Relay synchronization good enough for fault location purpose	94
87FTS	87L fault types selected	50
87HBA	Harmonic blocking asserted in A-Phase (permanently asserted if harmonic blocking disabled)	122
87HBB	Harmonic blocking asserted in B-Phase (permanently asserted if harmonic blocking disabled)	122
87HBC	Harmonic blocking asserted in C-Phase (permanently asserted if harmonic blocking disabled)	122
87HRA	Fifth-harmonic blocking asserted in A-Phase (permanently asserted if harmonic restraint disabled)	122
87HRB	Fifth-harmonic blocking asserted in B-Phase (permanently asserted if harmonic restraint disabled)	122
87HRC	Fifth-harmonic blocking asserted in C-Phase (permanently asserted if harmonic restraint disabled)	122
87HSB	Hot stand-by channel switch (if deasserted the 87PCH used; if asserted, the other channel is used)	99
87IFDL	Internal fault detected at the local terminal	404
87L50A	87L phase element, A-Phase overcurrent supervision picked up	96
87L50B	87L phase element, B-Phase overcurrent supervision picked up	96

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 10 of 42)

Name	Bit Description	Row
87L50C	87L phase element, C-Phase overcurrent supervision picked up	96
87L50G	87L zero-sequence element, overcurrent supervision picked up	96
87L50Q	87L negative-sequence element, overcurrent supervision picked up	96
87LA	A-Phase 87L phase element operated	94
87LB	B-Phase 87L phase element operated	94
87LC	C-Phase 87L phase element operated	94
87LG	87L zero-sequence element operated	94
87LGSEC	87L zero-sequence element switched to high security settings	95
87LOOPT	Loopback test in progress	120
87LP	87L phase element operated in any phase	115
87LPSEC	87L phase element switched to high security settings	95
87LQ	87L negative-sequence element operated	94
87LQSEC	87L negative-sequence element switched to high security settings	95
87LSP	87L spurious pickup	119
87LST	The 87L function is not available (is lost); the relay is not in the master mode and will not trip via 87 DTT because the DTT is disabled, or none of the connected relays is in the master mode.	98
87LU	87L phase element, unrestrained (high-set) overcurrent element operated in any phase (with in-line transformer, only)	95
87LUA	87L phase element, unrestrained (high-set) overcurrent element operated in the A-Phase (with in-line transformer, only)	95
87LUB	87L phase element, unrestrained (high-set) overcurrent element operated in the B-Phase (with in-line transformer, only)	95
87LUC	87L phase element, unrestrained (high-set) overcurrent element operated in the C-Phase (with in-line transformer, only)	95
87MTR	The 87L function is in the master mode; the differential current is calculated.	98
87OCT	Open circuited CT detected	118
87OCTA	Open circuited CT detected A-Phase	117
87OCTB	Open circuited CT detected B-Phase	117
87OCTC	Open circuited CT detected C-Phase	118
87OP	87L operated: phase, ground, negative-sequence	116
87QB	Harmonic asserted for the 87LQ element (second or fifth-harmonic block in any phase)	121
87R01P1–87R08P1	Received Bits 1–8 from Remote Peer 1 or Serial Port 1	401
87R09P1–87R16P1	Received Bits 9–16 from Remote Peer 1	420
87R17P1–87R24P1	Received Bits 17-24 from Remote Peer 1	421
87R25P1–87R32P1	Received Bits 25–32 from Remote Peer 1	422
87R01P2–87R08P2	Received Bits 1–8 from Remote Peer 2 or Serial Port 2	402
87R09P2–87R16P2	Received Bits 9–16 from Remote Peer 2	424
87R17P2–87R24P2	Received Bits 17-24 from Remote Peer 2	425
87R25P2–87R32P2	Received Bits 25–32 from Remote Peer 2	426
87R01P3–87R08P3	Received Bits 1–8 from Remote Peer 3	403
87R09P3–87R16P3	Received Bits 9–16 from Remote Peer 3	428
87R17P3–87R24P3	Received Bits 17–24 from Remote Peer 3	429
87R25P3–87R32P3	Received Bit 25–32 from Remote Peer 3	430

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 11 of 42)

Name	Bit Description	Row
87ROCT	Open-circuit CT not suspected in any phase	118
87ROCTA	Open-circuit CT not suspected in A-Phase	118
87ROCTB	Open-circuit CT not suspected in B-Phase	119
87ROCTC	Open-circuit CT not suspected in C-Phase	119
87ROCTU	Open-circuit CT not suspected, system appears balanced	117
87SLV	The 87L function is in the slave mode; the differential current is not calculated, but the 87L function is operational owing to the 87 DTT	98
87SPTS	Differential element single-pole trip selected	116
87STAG	Differential element single-pole trip, A-Phase	116
87STBG	Differential element single-pole trip, B-Phase	116
87STCG	Differential element single-pole trip, C-Phase	116
87SYNH	The 87L system synchronized with high precision	98
87SYNL	Synchronization of the 87L system potentially degraded	98
87T01E–87T08E	Bits 1–8 transmitted over Ethernet	400
87T09E–87T16E	Bits 9–16 transmitted over Ethernet	416
87T17E–87T24E	Bits 17–24 transmitted over Ethernet	417
87T25E–87T32E	Bits 25–32 transmitted over Ethernet	418
87T1P1–87T8P1	Bits 1–8 transmitted on Serial Port 1	398–399
87T1P2–87T8P2	Bits 1–8 transmitted on Serial Port 2	398–399
87TEST	87L function in a test mode.	99
87TESTL	The 87L test has been initiated in the local relay	117
87TESTR	The 87L test has been initiated in a remote relay	117
87TMSUP	Test mode supervision (SELOGIC equation)	118
87TOK	Internal time suitable for 87L time-based synchronization	116
87TOUT	Monitor 87L element response during 87L testing	119
87TST1–87TST3	Received TEST bit from Channels 1–3 packet	118
87USAFE	Unreliable differential element input quantities	93
87XBK2	Cross-phase second harmonic (second harmonic in any phase)	121
89AL	Any disconnect alarm	356
89AL01	Disconnect 1 alarm	356
89AL02	Disconnect 2 alarm	357
89AL03	Disconnect 3 alarm	358
89AL04	Disconnect 4 alarm	359
89AL05	Disconnect 5 alarm	360
89AL06	Disconnect 6 alarm	361
89AL07	Disconnect 7 alarm	362
89AL08	Disconnect 8 alarm	363
89AL09	Disconnect 9 alarm	364
89AL10	Disconnect 10 alarm	365
89AM01	Disconnect 1 N/O auxiliary contact	356

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 12 of 42)

Name	Bit Description	Row
89AM02	Disconnect 2 N/O auxiliary contact	357
89AM03	Disconnect 3 N/O auxiliary contact	358
89AM04	Disconnect 4 N/O auxiliary contact	359
89AM05	Disconnect 5 N/O auxiliary contact	360
89AM06	Disconnect 6 N/O auxiliary contact	361
89AM07	Disconnect 7 N/O auxiliary contact	362
89AM08	Disconnect 8 N/O auxiliary contact	363
89AM09	Disconnect 9 N/O auxiliary contact	364
89AM10	Disconnect 10 N/O auxiliary contact	365
89BM01	Disconnect 1 N/C auxiliary contact	356
89BM02	Disconnect 2 N/C auxiliary contact	357
89BM03	Disconnect 3 N/C auxiliary contact	358
89BM04	Disconnect 4 N/C auxiliary contact	359
89BM05	Disconnect 5 N/C auxiliary contact	360
89BM06	Disconnect 6 N/C auxiliary contact	361
89BM07	Disconnect 7 N/C auxiliary contact	362
89BM08	Disconnect 8 N/C auxiliary contact	363
89BM09	Disconnect 9 N/C auxiliary contact	364
89BM10	Disconnect 10 N/C auxiliary contact	365
89CBL01	Disconnect 01 close block	378
89CBL02	Disconnect 02 close block	380
89CBL03	Disconnect 03 close block	381
89CBL04	Disconnect 04 close block	383
89CBL05	Disconnect 05 close block	384
89CBL06	Disconnect 06 close block	386
89CBL07	Disconnect 07 close block	387
89CBL08	Disconnect 08 close block	389
89CBL09	Disconnect 09 close block	390
89CBL10	Disconnect 10 close block	392
89CC01	ASCII Close Disconnect 1 command	368
89CC02	ASCII Close Disconnect 2 command	369
89CC03	ASCII Close Disconnect 3 command	370
89CC04	ASCII Close Disconnect 4 command	371
89CC05	ASCII Close Disconnect 5 command	372
89CC06	ASCII Close Disconnect 6 command	373
89CC07	ASCII Close Disconnect 7 command	374
89CC08	ASCII Close Disconnect 8 command	375
89CC09	ASCII Close Disconnect 9 command	376
89CC10	ASCII Close Disconnect 10 command	377
89CCM01	Mimic Disconnect 1 close control	368
89CCM02	Mimic Disconnect 2 close control	369

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 13 of 42)

Name	Bit Description	Row
89CCM03	Mimic Disconnect 3 close control	370
89CCM04	Mimic Disconnect 4 close control	371
89CCM05	Mimic Disconnect 5 close control	372
89CCM06	Mimic Disconnect 6 close control	373
89CCM07	Mimic Disconnect 7 close control	374
89CCM08	Mimic Disconnect 8 close control	375
89CCM09	Mimic Disconnect 9 close control	376
89CCM10	Mimic Disconnect 10 close control	377
89CCN01	Close Disconnect 1	368
89CCN02	Close Disconnect 2	369
89CCN03	Close Disconnect 3	370
89CCN04	Close Disconnect 4	371
89CCN05	Close Disconnect 5	372
89CCN06	Close Disconnect 6	373
89CCN07	Close Disconnect 7	374
89CCN08	Close Disconnect 8	375
89CCN09	Close Disconnect 9	376
89CCN10	Close Disconnect 10	377
89CIM01	Disconnect 01 close immobility timer timed out	379
89CIM02	Disconnect 02 close immobility timer timed out	381
89CIM03	Disconnect 03 close immobility timer timed out	382
89CIM04	Disconnect 04 close immobility timer timed out	384
89CIM05	Disconnect 05 close immobility timer timed out	385
89CIM06	Disconnect 06 close immobility timer timed out	387
89CIM07	Disconnect 07 close immobility timer timed out	388
89CIM08	Disconnect 08 close immobility timer timed out	390
89CIM09	Disconnect 09 close immobility timer timed out	391
89CIM10	Disconnect 10 close immobility timer timed out	393
89CIR01	Disconnect 01 close immobility timer reset	378
89CIR02	Disconnect 02 close immobility timer reset	380
89CIR03	Disconnect 03 close immobility timer reset	382
89CIR04	Disconnect 04 close immobility timer reset	383
89CIR05	Disconnect 05 close immobility timer reset	385
89CIR06	Disconnect 06 close immobility timer reset	386
89CIR07	Disconnect 07 close immobility timer reset	388
89CIR08	Disconnect 08 close immobility timer reset	389
89CIR09	Disconnect 09 close immobility timer reset	391
89CIR10	Disconnect 10 close immobility timer reset	392
89CL01	Disconnect 1 closed	356
89CL02	Disconnect 2 closed	357
89CL03	Disconnect 3 closed	358

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 14 of 42)

Name	Bit Description	Row
89CL04	Disconnect 4 closed	359
89CL05	Disconnect 5 closed	360
89CL06	Disconnect 6 closed	361
89CL07	Disconnect 7 closed	362
89CL08	Disconnect 8 closed	363
89CL09	Disconnect 9 closed	364
89CL10	Disconnect 10 closed	365
89CLB01–89CLB08	Disconnect 1–8 bus-zone protection	366
89CLB09–89CLB10	Disconnect 9–10 bus-zone protection	367
89CLS01	Disconnect Close 1 output	368
89CLS02	Disconnect Close 2 output	369
89CLS03	Disconnect Close 3 output	370
89CLS04	Disconnect Close 4 output	371
89CLS05	Disconnect Close 5 output	372
89CLS06	Disconnect Close 6 output	373
89CLS07	Disconnect Close 7 output	374
89CLS08	Disconnect Close 8 output	375
89CLS09	Disconnect Close 9 output	376
89CLS10	Disconnect Close 10 output	377
89CRS01	Disconnect 01 close reset	378
89CRS02	Disconnect 02 close reset	380
89CRS03	Disconnect 03 close reset	382
89CRS04	Disconnect 04 close reset	383
89CRS05	Disconnect 05 close reset	385
89CRS06	Disconnect 06 close reset	386
89CRS07	Disconnect 07 close reset	388
89CRS08	Disconnect 08 close reset	389
89CRS09	Disconnect 09 close reset	391
89CRS10	Disconnect 10 close reset	392
89CSI01	Disconnect 01 close seal-in timer timed out	378
89CSI02	Disconnect 02 close seal-in timer timed out	380
89CSI03	Disconnect 03 close seal-in timer timed out	381
89CSI04	Disconnect 04 close seal-in timer timed out	383
89CSI05	Disconnect 05 close seal-in timer timed out	384
89CSI06	Disconnect 06 close seal-in timer timed out	386
89CSI07	Disconnect 07 close seal-in timer timed out	387
89CSI08	Disconnect 08 close seal-in timer timed out	389
89CSI09	Disconnect 09 close seal-in timer timed out	390
89CSI10	Disconnect 10 close seal-in timer timed out	392
89OBL01	Disconnect 01 open block	378
89OBL02	Disconnect 02 open block	380

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 15 of 42)

Name	Bit Description	Row
89OBL03	Disconnect 03 open block	382
89OBL04	Disconnect 04 open block	383
89OBL05	Disconnect 05 open block	385
89OBL06	Disconnect 06 open block	386
89OBL07	Disconnect 07 open block	388
89OBL08	Disconnect 08 open block	389
89OBL09	Disconnect 09 open block	391
89OBL10	Disconnect 10 open block	392
89OC01	ASCII Open Disconnect 1 command	368
89OC02	ASCII Open Disconnect 2 command	369
89OC03	ASCII Open Disconnect 3 command	370
89OC04	ASCII Open Disconnect 4 command	371
89OC05	ASCII Open Disconnect 5 command	372
89OC06	ASCII Open Disconnect 6 command	373
89OC07	ASCII Open Disconnect 7 command	374
89OC08	ASCII Open Disconnect 8 command	375
89OC09	ASCII Open Disconnect 9 command	376
89OC10	ASCII Open Disconnect 10 command	377
89OCM01	Mimic Disconnect 1 open control	368
89OCM02	Mimic Disconnect 2 open control	369
89OCM03	Mimic Disconnect 3 open control	370
89OCM04	Mimic Disconnect 4 open control	371
89OCM05	Mimic Disconnect 5 open control	372
89OCM06	Mimic Disconnect 6 open control	373
89OCM07	Mimic Disconnect 7 open control	374
89OCM08	Mimic Disconnect 8 open control	375
89OCM09	Mimic Disconnect 9 open control	376
89OCM10	Mimic Disconnect 10 open control	377
89OCN01	Open Disconnect 1	368
89OCN02	Open Disconnect 2	369
89OCN03	Open Disconnect 3	370
89OCN04	Open Disconnect 4	371
89OCN05	Open Disconnect 5	372
89OCN06	Open Disconnect 6	373
89OCN07	Open Disconnect 7	374
89OCN08	Open Disconnect 8	375
89OCN09	Open Disconnect 9	376
89OCN10	Open Disconnect 10	377
89OIM01	Disconnect 01 open immobility timer timed out	379
89OIM02	Disconnect 02 open immobility timer timed out	381
89OIM03	Disconnect 03 open immobility timer timed out	382

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 16 of 42)

Name	Bit Description	Row
89OIM04	Disconnect 04 open immobility timer timed out	384
89OIM05	Disconnect 05 open immobility timer timed out	385
89OIM06	Disconnect 06 open immobility timer timed out	387
89OIM07	Disconnect 07 open immobility timer timed out	388
89OIM08	Disconnect 08 open immobility timer timed out	390
89OIM09	Disconnect 09 open immobility timer timed out	391
89OIM10	Disconnect 10 open immobility timer timed out	393
89OIP	Any disconnect operation in progress	357
89OIP01	Disconnect 1 operation in progress	356
89OIP02	Disconnect 2 operation in progress	357
89OIP03	Disconnect 3 operation in progress	358
89OIP04	Disconnect 4 operation in progress	359
89OIP05	Disconnect 5 operation in progress	360
89OIP06	Disconnect 6 operation in progress	361
89OIP07	Disconnect 7 operation in progress	362
89OIP08	Disconnect 8 operation in progress	363
89OIP09	Disconnect 9 operation in progress	364
89OIP10	Disconnect 10 operation in progress	365
89OIR01	Disconnect 01 open immobility timer reset	378
89OIR02	Disconnect 02 open immobility timer reset	380
89OIR03	Disconnect 03 open immobility timer reset	381
89OIR04	Disconnect 04 open immobility timer reset	383
89OIR05	Disconnect 05 open immobility timer reset	384
89OIR06	Disconnect 06 open immobility timer reset	386
89OIR07	Disconnect 07 open immobility timer reset	387
89OIR08	Disconnect 08 open immobility timer reset	389
89OIR09	Disconnect 09 open immobility timer reset	390
89OIR10	Disconnect 10 open immobility timer reset	392
89OPE01	Disconnect open 1 output	368
89OPE02	Disconnect open 2 output	369
89OPE03	Disconnect open 3 output	370
89OPE04	Disconnect open 4 output	371
89OPE05	Disconnect open 5 output	372
89OPE06	Disconnect open 6 output	373
89OPE07	Disconnect open 7 output	374
89OPE08	Disconnect open 8 output	375
89OPE09	Disconnect open 9 output	376
89OPE10	Disconnect open 10 output	377
89OPN01	Disconnect 1 open	356
89OPN02	Disconnect 2 open	357
89OPN03	Disconnect 3 open	358

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 17 of 42)

Name	Bit Description	Row
89OPN04	Disconnect 4 open	359
89OPN05	Disconnect 5 open	360
89OPN06	Disconnect 6 open	361
89OPN07	Disconnect 7 open	362
89OPN08	Disconnect 8 open	363
89OPN09	Disconnect 9 open	364
89OPN10	Disconnect 10 open	365
89ORS01	Disconnect 01 open reset	378
89ORS02	Disconnect 02 open reset	380
89ORS03	Disconnect 03 open reset	382
89ORS04	Disconnect 04 open reset	383
89ORS05	Disconnect 05 open reset	385
89ORS06	Disconnect 06 open reset	386
89ORS07	Disconnect 07 open reset	388
89ORS08	Disconnect 08 open reset	389
89ORS09	Disconnect 09 open reset	391
89ORS10	Disconnect 10 open reset	392
89OSI01	Disconnect 01 open seal-in timer timed out	378
89OSI02	Disconnect 02 open seal-in timer timed out	380
89OSI03	Disconnect 03 open seal-in timer timed out	381
89OSI04	Disconnect 04 open seal-in timer timed out	383
89OSI05	Disconnect 05 open seal-in timer timed out	384
89OSI06	Disconnect 06 open seal-in timer timed out	386
89OSI07	Disconnect 07 open seal-in timer timed out	387
89OSI08	Disconnect 08 open seal-in timer timed out	389
89OSI09	Disconnect 09 open seal-in timer timed out	390
89OSI10	Disconnect 10 open seal-in timer timed out	392
A3PT	Assert three-pole trip	54
ACCESS	A user is logged-in at Access Level B or above	230
ACCESSP	Pulsed alarm for logins to Access Level B or above	230
ACN01Q–ACN08Q	Automation Counter 1–8 output	220
ACN09Q–ACN16Q	Automation Counter 9–16 output	221
ACN17Q–ACN24Q	Automation Counter 17–24 output	222
ACN25Q–ACN32Q	Automation Counter 25–32 output	223
ACN01R–ACN08R	Automation Counter 1–8 reset	224
ACN09R–ACN16R	Automation Counter 9–16 reset	225
ACN17R–ACN24R	Automation Counter 17–24 reset	226
ACN25R–ACN32R	Automation Counter 25–32 reset	227
AFRTEXA	Automation SELOGIC control equation first execution after Automation Settings change	228
AFRTEXP	Automation SELOGIC control equation first execution after protection settings change, group switch, or source switch selection	228

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 18 of 42)

Name	Bit Description	Row
ALT01–ALT08	Automation Latches 1–8	208
ALT09–ALT16	Automation Latches 9–16	209
ALT17–ALT24	Automation Latches 17–24	210
ALT25–ALT32	Automation Latches 25–32	211
ALTI	Alternate current source (SELOGIC control equation)	314
ALTP11	BK1 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)	316
ALTP12	BK1 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)	316
ALTP21	BK2 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)	316
ALTP22	BK2 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)	316
ALTS1	Alternate synchronism source for BK1 (SELOGIC control equation)	316
ALTS2	Alternate synchronism source for Circuit Breaker 2 (SELOGIC control equation)	314
ALTV	Alternate voltage source (SELOGIC control equation)	314
ANOKA	Analog transfer OK on MIRRORED BITS communications Channel A	259
ANOKB	Analog transfer OK on MIRRORED BITS communications Channel B	260
APS	Trip logic A-Phase selected	54
AST01Q–AST08Q	Automation Sequencing Timers 1–8 output	212
AST09Q–AST16Q	Automation Sequencing Timers 9–16 output	213
AST17Q–AST24Q	Automation Sequencing Timers 17–24 output	214
AST25Q–AST32Q	Automation Sequencing Timers 25–32 output	215
AST01R–AST08R	Automation Sequencing Timers 1–8 reset	216
AST09R–AST16R	Automation Sequencing Timers 9–16 reset	217
AST17R–AST24R	Automation Sequencing Timers 17–24 reset	218
AST25R–AST32R	Automation Sequencing Timers 25–32 reset	219
ASV001–ASV008	Automation SELOGIC Variables 1–8	176
ASV009–ASV016	Automation SELOGIC Variables 9–16	177
ASV017–ASV024	Automation SELOGIC Variables 17–24	178
ASV025–ASV032	Automation SELOGIC Variables 25–32	179
ASV033–ASV040	Automation SELOGIC Variables 33–40	180
ASV041–ASV048	Automation SELOGIC Variables 41–48	181
ASV049–ASV056	Automation SELOGIC Variables 49–56	182
ASV057–ASV064	Automation SELOGIC Variables 57–64	183
ASV065–ASV072	Automation SELOGIC Variables 65–72	184
ASV073–ASV080	Automation SELOGIC Variables 73–80	185
ASV081–ASV088	Automation SELOGIC Variables 81–88	186
ASV089–ASV096	Automation SELOGIC Variables 89–96	187
ASV097–ASV104	Automation SELOGIC Variables 97–104	188
ASV105–ASV112	Automation SELOGIC Variables 105–112	189
ASV113–ASV120	Automation SELOGIC Variables 113–120	190
ASV121–ASV128	Automation SELOGIC Variables 121–128	191
ASV129–ASV136	Automation SELOGIC Variables 129–136	192
ASV137–ASV144	Automation SELOGIC Variables 137–144	193

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 19 of 42)

Name	Bit Description	Row
ASV145–ASV152	Automation SELOGIC Variables 145–152	194
ASV153–ASV160	Automation SELOGIC Variables 153–160	195
ASV161–ASV168	Automation SELOGIC Variables 161–168	196
ASV169–ASV176	Automation SELOGIC Variables 169–176	197
ASV177–ASV184	Automation SELOGIC Variables 177–184	198
ASV185–ASV192	Automation SELOGIC Variables 185–192	199
ASV193–ASV200	Automation SELOGIC Variables 193–200	200
ASV201–ASV208	Automation SELOGIC Variables 201–208	201
ASV209–ASV216	Automation SELOGIC Variables 209–216	202
ASV217–ASV224	Automation SELOGIC Variables 217–224	203
ASV225–ASV232	Automation SELOGIC Variables 225–232	204
ASV233–ASV240	Automation SELOGIC Variables 233–240	205
ASV241–ASV248	Automation SELOGIC Variables 241–248	206
ASV249–ASV256	Automation SELOGIC Variables 249–256	207
ATPA	Assert Trip A	54
ATPB	Assert Trip B	54
ATPC	Assert Trip C	54
AUNRLBL	Automation SELOGIC control equation unresolved label	228
B1BCWAL	Circuit Breaker 1 contact wear monitor alarm	87
B1BITAL	Circuit Breaker 1 inactivity time alarm	88
B1ESOAL	Circuit Breaker 1 electrical slow operation alarm	88
B1KAIAL	Circuit Breaker 1 interrupted current alarm	88
B1MRTAL	Circuit Breaker 1 motor running time alarm	88
B1MRTIN	Motor run time contact input, Circuit Breaker 1 (SELOGIC control equation)	87
B1MSOAL	Circuit Breaker 1 mechanical slow operation alarm	88
B1OPHA	Circuit Breaker 1 A-Phase open	80
B1OPHB	Circuit Breaker 1 B-Phase open	80
B1OPHC	Circuit Breaker 1 C-Phase open	80
B1PDAL	Circuit Breaker 1 pole discrepancy alarm	88
B1PSAL	Circuit Breaker 1 pole scatter alarm	88
B2BCWAL	Circuit Breaker 2 contact wear monitor alarm	89
B2BITAL	Circuit Breaker 2 inactivity time alarm	90
B2ESOAL	Circuit Breaker 2 electrical slow operation alarm	90
B2KAIAL	Circuit Breaker 2 interrupted current alarm	90
B2MRTAL	Circuit Breaker 2 motor running time alarm	90
B2MRTIN	Motor run time contact input, Circuit Breaker 2 (SELOGIC control equation)	89
B2MSOAL	Circuit Breaker 2 mechanical slow operation alarm	90
B2OPHA	Circuit Breaker 2 A-Phase open	80
B2OPHB	Circuit Breaker 2 B-Phase open	80
B2OPHC	Circuit Breaker 2 C-Phase open	80
B2PDAL	Circuit Breaker 2 pole discrepancy alarm	90

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 20 of 42)

Name	Bit Description	Row
B2PSAL	Circuit Breaker 2 pole scatter alarm	90
BADPASS	Invalid password attempt alarm	229
BFI3P1	Circuit Breaker 1 three-pole circuit breaker failure initiation	65
BFI3P2	Circuit Breaker 2 three-pole circuit breaker failure initiation	71
BFI3PT1	Circuit Breaker 1 extended three-pole extended circuit breaker failure initiation	65
BFI3PT2	Circuit Breaker 2 three-pole extended circuit breaker failure initiation	71
BFIA1	Circuit Breaker 1 A-Phase circuit breaker failure initiation	65
BFIA2	Circuit Breaker 2 A-Phase circuit breaker failure initiation	71
BFIAT1	Circuit Breaker 1 A-Phase extended circuit breaker failure initiation	65
BFIAT2	Circuit Breaker 2 A-Phase extended circuit breaker failure initiation	71
BFIB1	Circuit Breaker 1 B-Phase circuit breaker failure initiation	65
BFIB2	Circuit Breaker 2 B-Phase circuit breaker failure initiation	71
BFIBT1	Circuit Breaker 1 B-Phase extended circuit breaker failure initiation	65
BFIBT2	Circuit Breaker 2 B-Phase extended circuit breaker failure initiation	71
BFIC1	Circuit Breaker 1 C-Phase circuit breaker failure initiation	65
BFIC2	Circuit Breaker 2 C-Phase circuit breaker failure initiation	71
BFICT1	Circuit Breaker 1 C-Phase extended circuit breaker failure initiation	65
BFICT2	Circuit Breaker 2 C-Phase extended circuit breaker failure initiation	71
BFILC1	Circuit Breaker 1 load current circuit breaker failure initiation	68
BFILC2	Circuit Breaker 2 load current circuit breaker failure initiation	74
BFIN1	Circuit Breaker 1 no current circuit breaker failure initiation	68
BFIN2	Circuit Breaker 2 no current circuit breaker failure initiation	74
BFTR1	Circuit breaker failure trip, Circuit Breaker 1 (SELOGIC control equation)	70
BFTR2	Circuit breaker failure trip, Circuit Breaker 2 (SELOGIC control equation)	76
BFTRIP1	Circuit Breaker 1 failure trip output asserted	70
BFTRIP2	Circuit Breaker 2 failure trip output asserted	76
BFTRPR1	Reserved	70
BFTRPR2	Reserved	76
BFULTR1	Circuit breaker failure unlatch trip, Circuit Breaker 1 (SELOGIC control equation)	70
BFULTR2	Circuit breaker failure unlatch trip, Circuit Breaker 2 (SELOGIC control equation)	76
BK1BFT	Indicates Circuit Breaker 1 breaker failure trip	237
BK1CFT	Circuit Breaker 1 close failure delay timed out	43
BK1CL	Circuit Breaker 1 close command	41
BK1CLSS	Circuit Breaker 1 in close supervision state	43
BK1CLST	Circuit Breaker 1 close supervision timer timed out	43
BK1EXT	Circuit Breaker 1 closed externally	47
BK1LO	Circuit Breaker 1 in lockout state	40
BK1RCIP	Circuit Breaker 1 reclaim in progress (lockout state)	45
BK1RS	Circuit Breaker 1 in ready state	40
BK2BFT	Indicates Circuit Breaker 2 breaker failure trip	237
BK2CFT	Circuit Breaker 2 close failure delay timed out	43

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 21 of 42)

Name	Bit Description	Row
BK2CL	Circuit Breaker 2 close command	41
BK2CLSS	Circuit Breaker 2 in close supervision state	43
BK2CLST	Circuit Breaker 2 close supervision timer timed out	43
BK2EXT	Circuit Breaker 2 closed externally	47
BK2LO	Circuit Breaker 2 in lockout state	41
BK2RCIP	Circuit Breaker 2 reclaim in progress (lockout state)	45
BK2RS	Circuit Breaker 2 in ready state	40
BLKFOA1	Circuit Breaker 1 block A-Phase flashover detection	69
BLKFOA2	Circuit Breaker 2 block A-Phase flashover detection	75
BLKFOB1	Circuit Breaker 1 block B-Phase flashover detection	69
BLKFOB2	Circuit Breaker 2 block B-Phase flashover detection	75
BLKFOC1	Circuit Breaker 1 block C-Phase flashover detection	69
BLKFOC2	Circuit Breaker 2 block C-Phase flashover detection	75
BLKLPTS	Block low-priority source from updating relay time	414
BM1CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM2CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89
BM2CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89
BM2CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BNC_BNP	Bad jitter on BNC port and the IRIG-B signal is lost afterwards	413
BNC_OK	IRIG-B signal from BNC port is available and has sufficient quality	412
BNC_RST	Disqualify BNC IRIG-B high-accuracy time source	413
BNC_SET	Qualify BNC IRIG-B high-accuracy time source	412
BNC_TIM	A valid IRIG-B time source is detected on BNC port	414
BNCSYNC	Synchronized to a high-quality BNC IRIG source	415
BPS	Trip logic B-Phase selected	54
BRKENAB	Asserts to indicate breaker control enable jumper is installed	123
BSYNBK1	Block synchronism check for Circuit Breaker 1	29
BSYNBK2	Block synchronism check for Circuit Breaker 2	30
BTX	Block extension picked up	60
CBADA	Unavailability threshold exceeded for MIRRORED BITS communications Channel A	259
CBADB	Unavailability threshold exceeded for MIRRORED BITS communications Channel B	260
CC1	Circuit Breaker 1 close command	93
CC2	Circuit Breaker 2 close command	93

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 22 of 42)

Name	Bit Description	Row
CHSG	Settings group change	319
CNR1AB	Control AB positive-sequence right blinder	438
CNR1AG	Control A-Phase composite current polarized right blinder	436
CNR1BC	Control BC positive-sequence right blinder	438
CNR1BG	Control B-Phase composite current polarized right blinder	436
CNR1CA	Control CA positive-sequence right blinder	438
CNR1CG	Control C-Phase composite current polarized right blinder	437
CNR2AB	Control AB negative-sequence right blinder	438
CNR2AG	Control A-Phase IPA polarized right blinder	436
CNR2BC	Control BC negative-sequence right blinder	438
CNR2BG	Control B-Phase IPB polarized right blinder	456
CNR2CA	Control CA negative-sequence right blinder	439
CNR2CG	Control C-Phase IPC polarized right blinder	436
COMPRM	Communications-assisted trip permission	53
CPS	Trip logic C-Phase selected	54
CVTBL	CCVT transient blocking logic active	18
CVTBLH[a]	CCVT transient blocking logic active-high-speed elements	18
DC1F	DC Monitor 1 fail alarm	51
DC1G	DC Monitor 1 ground fault alarm	51
DC1R	DC Monitor 1 alarm for ac ripple	51
DC1W	DC Monitor 1 warning alarm	51
DC2F	DC Monitor 2 fail alarm	51
DC2G	DC Monitor 2 ground fault alarm	51
DC2R	DC Monitor 2 alarm for ac ripple	51
DC2W	DC Monitor 2 warning alarm	51
DDTO	TW disturbance detector	404
DELAY	Unused	314
DFAULT	Disables maximum/minimum metering and demand metering when SELOGIC control equation FAULT asserts	49
DLDB1	Dead Line Dead Bus 1	44
DLDB2	Dead Line Dead Bus 2	44
DLLB1	Dead Line Live Bus 1	44
DLLB2	Dead Line Live Bus 2	44
DOKA	Normal MIRRORED BITS communications Channel A status	259
DOKB	Normal MIRRORED BITS communications Channel B status	260
DOSB	Dependable out-of-step blocking asserted	24
DPF3_OK	3 phase displacement power factor OK	127
DPFA_OK	A-Phase displacement power factor OK	127
DPFB_OK	B-Phase displacement power factor OK	127
DPFC_OK	C-Phase displacement power factor OK	127
DST	Daylight-saving time	322

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 23 of 42)

Name	Bit Description	Row
DSTP	Daylight-saving time pending	322
DSTRT	Directional start element picked up	60
DTA	Direct transfer trip A-Phase (SELOGIC control equation)	57
DTB	Direct transfer trip B-Phase (SELOGIC control equation)	57
DTC	Direct transfer trip C-Phase (SELOGIC control equation)	57
DTR	Direct transfer trip received	53
DUMMY	Reserved	323
E32OP01	Overpower Element 01 enabled	448
E32OP02	Overpower Element 02 enabled	448
E32OP03	Overpower Element 03 enabled	448
E32OP04	Overpower Element 04 enabled	449
E32UP01	Underpower Element 01 enabled	449
E32UP02	Underpower Element 02 enabled	449
E32UP03	Underpower Element 03 enabled	450
E32UP04	Underpower Element 04 enabled	450
E3PT	Three-pole trip enable	53
E3PT1	Circuit Breaker 1 three-pole trip enable	53
E3PT2	Circuit Breaker 2 three-pole trip enable	53
E87DTT	Direct transfer trip enabled	115
E87LGS	Condition to switch to more conservative 87LG settings	115
E87LPS	Condition to switch to more conservative 87LP settings	115
E87LQS	Condition to switch to more conservative 87LQ settings	115
EAFSRC	Alternate frequency source (SELOGIC control equation)	50
ECH1OUT	Conditions to remove Channel 1 from service	117
ECH2OUT	Conditions to remove Channel 2 from service	117
ECTT	Echo conversion to trip signal	58
ECTTA	A-Phase echo conversion to trip signal (ECOMM = POTT3)	62
ECTTB	B-Phase echo conversion to trip signal (ECOMM = POTT3)	62
ECTTC	C-Phase echo conversion to trip signal (ECOMM = POTT3)	62
EKEY	Echo received permissive trip signal	58
EKEYA	A-Phase echo received permissive trip signal (ECOMM = POTT3)	62
EKEYB	B-Phase echo received permissive trip signal (ECOMM = POTT3)	62
EKEYC	C-Phase echo received permissive trip signal (ECOMM = POTT3)	62
EN	Relay enabled	0
ENX2AB	Enable AB negative-sequence reactance element	438
ENX2AG	Enable A-Phase IPA polarized reactance element	436
ENX2BC	Enable BC negative-sequence reactance element	438
ENX2BG	Enable B-Phase IPB polarized reactance element	436
ENX2CA	Enable CA negative-sequence reactance element	438
ENX2CG	Enable C-Phase IPC polarized reactance element	436
ER	Event report trigger equation (SELOGIC control equation)	50

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 24 of 42)

Name	Bit Description	Row
ESTUB	Enable stub bus protection	94
ETL1–ETL3	External Time-lock Channels 1–3	410
EVELOCK	Lock DNP events	312
EWDSEC	Watchdog security enabled	410
F32I	Forward current polarized zero-sequence directional element	27
F32P	Forward phase directional declaration	25
F32Q	Forward negative-sequence phase directional declaration	25
F32QG	Forward negative-sequence ground directional element	27
F32V	Forward voltage-polarized zero-sequence directional element	27
FAST1	fs1 > fp	29
FAST2	fs2 > fp	30
FBF1	Circuit Breaker 1 circuit breaker failure	67
FBF2	Circuit Breaker 2 circuit breaker failure	73
FBFA1	Circuit Breaker 1 A-Phase circuit breaker failure	67
FBFA2	Circuit Breaker 2 A-Phase circuit breaker failure	73
FBFB1	Circuit Breaker 1 B-Phase circuit breaker failure	67
FBFB2	Circuit Breaker 2 B-Phase circuit breaker failure	73
FBFC1	Circuit Breaker 1 C-Phase circuit breaker failure	67
FBFC2	Circuit Breaker 2 C-Phase circuit breaker failure	73
FIDEN	Fault identification logic enabled	48
FLTINT	TW internal fault detected	404
FOA1	Circuit Breaker 1 A-Phase flashover detected	69
FOA2	Circuit Breaker 2 A-Phase flashover detected	75
FOB1	Circuit Breaker 1 B-Phase flashover detected	69
FOB2	Circuit Breaker 2 B-Phase flashover detected	75
FOBF1	Circuit Breaker 1 flashover detected	70
FOBF2	Circuit Breaker 2 flashover detected	76
FOC1	Circuit Breaker 1 C-Phase flashover detected	70
FOC2	Circuit Breaker 2 C-Phase flashover detected	76
FOLBK0	No follower circuit breaker	41
FOLBK1	Follower circuit breaker = Circuit Breaker 1	41
FOLBK2	Follower circuit breaker = Circuit Breaker 2	42
FOP1_01–FOP1_08	Fast-operate output control bits for Port 1, Bit 1–8	344
FOP1_09–FOP1_16	Fast-operate output control bits for Port 1, Bit 9–16	345
FOP1_17–FOP1_24	Fast-operate output control bits for Port 1, Bit 17–24	346
FOP1_25–FOP1_32	Fast-operate output control bits for Port 1, Bit 25–32	347
FOP2_01–FOP2_08	Fast-operate output control bits for Port 2, Bit 1–8	348
FOP2_09–FOP2_16	Fast-operate output control bits for Port 2, Bit 9–16	349
FOP2_17–FOP2_24	Fast-operate output control bits for Port 2, Bit 17–24	350
FOP2_25–FOP2_32	Fast-operate output control bits for Port 2, Bit 25–32	351
FOP3_01–FOP3_08	Fast-operate output control bits for Port 3, Bit 1–8	352

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 25 of 42)

Name	Bit Description	Row
FOP3_09–FOP3_16	Fast-operate output control bits for Port 3, Bit 9–16	353
FOP3_17–FOP3_24	Fast-operate output control bits for Port 3, Bit 17–24	354
FOP3_25–FOP3_32	Fast-operate output control bits for Port 3, Bit 25–32	355
FOPF_01–FOPF_08	Fast-operate output control bits for Port F, Bit 1–8	340
FOPF_09–FOPF_16	Fast-operate output control bits for Port F, Bit 9–16	341
FOPF_17–FOPF_24	Fast-operate output control bits for Port F, Bit 17–24	342
FOPF_25–FOPF_32	Fast-operate output control bits for Port F, Bit 25–32	343
FREQFZ	Assert if relay is not calculating frequency	316
FREQOK	Assert if relay is estimating frequency	316
FROKPM	Synchrophasor frequency	311
FSA	A-Phase sector fault (AG or BCG fault)	48
FSB	B-Phase sector fault (BG or CAG fault)	49
FSC	C-Phase sector fault (CG or ABG fault)	49
FSERP1	Fast SER enabled for Serial Port 1	314
FSERP2	Fast SER enabled for Serial Port 2	314
FSERP3	Fast SER enabled for Serial Port 3	314
FSERP5	Fast SER enabled for Serial Port 5	313
FSERPF	Fast SER enabled for Serial Port F	314
FTDLG	Double line-to-ground fault detected	432
FTPH	Ungrounded phase-to-phase fault (total current method)	433
FTSA	A-Phase fault detected (total current method)	432
FTSAB	AB fault (total current method)	433
FTSABC	Three-phase fault (total current method)	433
FTSABG	ABG fault (total current)	432
FTSAG	AG fault (total current)	49
FTSB	B-Phase fault detected (total current method)	432
FTSBC	BC fault (total current method)	433
FTSBCG	BCG fault (total current)	432
FTSBG	BG fault (total current)	49
FTSC	C-Phase fault detected (total current method)	432
FTSCA	CA fault (total current method)	433
FTSCAG	CAG fault (total current)	432
FTSCG	CG fault (total current)	49
FTSG	Ground fault detected (total current method)	432
FTSLG	Single-phase fault detected (total current)	49
GDEM	Zero-sequence demand current picked up	52
GROUND	Indicates a ground fault	237
GRPSW	Pulsed alarm for group switches	229
HALARM	Hardware alarm	229
HALARMA	Pulse stream for unacknowledged diagnostic warnings	229
HALARML	Latched alarm for diagnostic failures	229

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 26 of 42)

Name	Bit Description	Row
HALARMP	Pulsed alarm for diagnostic warnings	229
HSDGF	Ground fault, high-speed forward directional element	307
HSDGR	Ground fault, high-speed reverse directional element	307
HSDQF	Phase-to-phase fault, high-speed forward directional element	307
HSDQR	Phase-to-phase fault, high-speed reverse directional element	307
ILOP	Internal loss-of-potential from ELOP setting	48
IN101–IN107	Main Board Input 1–7	131
IN201–IN208	First Optional I/O Board Input 1–8 (if installed)	128
IN209–IN216	First Optional I/O Board Input 9–16 (if installed)	129
IN217–IN224	First Optional I/O Board Input 17–24 (if installed)	130
IN301–IN308	Second Optional I/O Board Input 1–8 (if installed)	132
IN309–IN316	Second Optional I/O Board Input 9–16 (if installed)	133
IN317–IN324	Second Optional I/O Board Input 17–24 (if installed)	134
IN401–IN408	Third Optional I/O Board Input 1–8 (if installed)	136
IN409–IN416	Third Optional I/O Board Input 9–16 (if installed)	137
IN417–IN424	Third Optional I/O Board Input 17–24 (if installed)	138
IN501–IN508	Fourth Optional I/O Board Input 1–8 (if installed)	140
IN509–IN516	Fourth Optional I/O Board Input 9–16 (if installed)	141
IN517–IN524	Fourth Optional I/O Board Input 17–24 (if installed)	142
IO300OK	Communications status of Interface Board 300 when installed or commissioned	435
IO400OK	Communications status of Interface Board 400 when installed or commissioned	435
IO500OK	Communications status of Interface Board 500 when installed or commissioned	435
IWDD	IW disturbance detector	406
IXDD	IX disturbance detector	406
KEY	Transmit permissive trip signal	58
KEY1	Transmit general permissive trip	59
KEY3	Transmit three-phase permissive trip	59
KEYA	Transmit A-Phase permissive trip (ECOMM = POTT3)	61
KEYB	Transmit B-Phase permissive trip (ECOMM = POTT3)	61
KEYC	Transmit C-Phase permissive trip (ECOMM = POTT3)	61
KEYD	Transmit Directional permissive trip (ECOMM = POTT, EPTDIR = Y)	61
LB_DP01–LB_DP08	Local Bits 01–08 status display (SELOGIC equation)	331
LB_DP09–LB_DP16	Local Bits 09–16 status display (SELOGIC equation)	332
LB_DP17–LB_DP24	Local Bits 17–24 status display (SELOGIC equation)	333
LB_DP25–LB_DP32	Local Bits 25–32 status display (SELOGIC equation)	334
LB_SP01–LB_SP08	Local Bits 01–08 supervision (SELOGIC equation)	327
LB_SP09–LB_SP16	Local Bits 09–16 supervision (SELOGIC equation)	328
LB_SP17–LB_SP24	Local Bits 17–24 supervision (SELOGIC equation)	329
LB_SP25–LB_SP32	Local Bits 25–32 supervision (SELOGIC equation)	330
LB01–LB08	Local Bits 01–08	100
LB09–LB16	Local Bits 09–16	101

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 27 of 42)

Name	Bit Description	Row
LB17–LB24	Local Bits 17–24	102
LB25–LB32	Local Bits 25–32	103
LBOKA	Normal MIRRORED BITS communications Channel A status while in loopback mode	259
LBOKB	Normal MIRRORED BITS communications Channel B status while in loopback mode	260
LCBF1	Circuit Breaker 1 load current circuit breaker failure	68
LCBF2	Circuit Breaker 2 load current circuit breaker failure	74
LD_DPF3	Leading three-phase displacement power factor	126
LD_DPFA	Leading A-Phase displacement power factor	126
LD_DPFB	Leading B-Phase displacement power factor	126
LD_DPFC	Leading C-Phase displacement power factor	126
LEADBK0	No lead circuit breaker	41
LEADBK1	Lead circuit breaker = Circuit Breaker 1	41
LEADBK2	Lead circuit breaker = Circuit Breaker 2	41
LG_DPF3	Lagging three-phase displacement power factor	126
LG_DPFA	Lagging A-Phase displacement power factor	126
LG_DPFB	Lagging B-Phase displacement power factor	126
LG_DPFC	Lagging C-Phase displacement power factor	126
LINK5A	Link status of Port 5A connection	317
LINK5B	Link status of Port 5B connection	317
LINK5C	Link status of Port 5C connection	317
LINK5D	Link status of Port 5D connection	317
LLDB1	Live line Dead Bus 1	44
LLDB2	Live line Dead Bus 2	44
LNKFAIL	Link status of the active port	317
LNKFL2	Deasserted if 87L over Ethernet is disabled by settings (i.e., E87CH <> 2E, 3E, or 4E). Set to 1 if link status of active 87L or Sampled Value port is down.	317
LOADTE	Load TECORR Factor (SELOGIC Equation). When a rising edge is detected, the accumulated time-error value TE is loaded with the TECORR factor (preload value).	323
LOCAL	Local front-panel control	358
LOP	Loss-of-potential detected	48
LOPHA	Line A-Phase open	80
LOPHB	Line B-Phase open	80
LOPHC	Line C-Phase open	81
LPHDSIM	IEC 61850 logical node for physical device simulation	315
LPSEC	Direction of the upcoming leap second. During the time that LPSECP is asserted, if LPSEC is asserted, the upcoming leap second is deleted; otherwise, the leap second is added.	322
LPSECP	Leap second pending	322
MAB1	Zone 1 Mho A-B phase element (filtered or high-speed element)	8
MAB1F	Zone 1 filtered Mho A-B phase-to-phase element	300
MAB1H[a]	Zone 1 high-speed Mho A-B phase-to-phase element	308
MAB2	Zone 2 Mho A-B phase element (filtered or high-speed element)	8
MAB2F	Zone 2 filtered Mho A-B phase-to-phase element	300

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 28 of 42)

Name	Bit Description	Row
MAB2H[a]	Zone 2 high-speed Mho A-B phase-to-phase element	308
MAB3	Zone 3 Mho A-B phase element (filtered or high-speed element)	9
MAB3F	Zone 3 filtered Mho A-B phase-to-phase element	301
MAB3H[a]	Zone 3 high-speed Mho A-B phase-to-phase element	308
MAB4	Zone 4 Mho A-B phase element	9
MAB4F	Zone 4 filtered Mho A-B phase-to-phase element	302
MAB5	Zone 5 Mho A-B phase element	10
MAB5F	Zone 5 filtered Mho A-B phase-to-phase element	303
MAG1	Zone 1 Mho A phase-to-ground element (filtered or high-speed element)	13
MAG1F	Zone 1 filtered Mho A phase-to-ground element	296
MAG1H[a]	Zone 1 high-speed Mho A phase-to-ground element	304
MAG2	Zone 2 Mho A phase-to-ground element (filtered or high-speed element)	13
MAG2F	Zone 2 filtered Mho A phase-to-ground element	296
MAG2H[a]	Zone 2 high-speed Mho A phase-to-ground element	304
MAG3	Zone 3 Mho A phase-to-ground element (filtered or high-speed element)	14
MAG3F	Zone 3 filtered Mho A phase-to-ground element	297
MAG3H[a]	Zone 3 high-speed Mho A phase-to-ground element	304
MAG4	Zone 4 Mho A phase-to-ground element	14
MAG4F	Zone 4 filtered Mho A phase-to-ground element	298
MAG5	Zone 5 Mho A phase-to-ground element	15
MAG5F	Zone 5 filtered Mho A phase-to-ground element	299
MATHERR	SELOGIC control equation math error	228
MBC1	Zone 1 Mho B-C phase element (filtered or high-speed element)	8
MBC1F	Zone 1 filtered Mho B-C phase-to-phase element	300
MBC1H[a]	Zone 1 high-speed Mho B-C phase-to-phase element	308
MBC2	Zone 2 Mho B-C phase element (filtered or high-speed element)	8
MBC2F	Zone 2 filtered Mho B-C phase-to-phase element	300
MBC2H[a]	Zone 2 high-speed Mho B-C phase-to-phase element	308
MBC3	Zone 3 Mho B-C phase element (filtered or high-speed element)	9
MBC3F	Zone 3 filtered Mho B-C phase-to-phase element	301
MBC3H[a]	Zone 3 high-speed Mho B-C phase-to-phase element	308
MBC4	Zone 4 Mho B-C phase element	9
MBC4F	Zone 4 filtered Mho B-C phase-to-phase element	302
MBC5	Zone 5 Mho B-C phase element	10
MBC5F	Zone 5 filtered Mho B-C phase-to-phase element	303
MBG1	Zone 1 Mho B phase-to-ground element (filtered or high-speed element)	13
MBG1F	Zone 1 filtered Mho B phase-to-ground element	296
MBG1H[a]	Zone 1 high-speed Mho B phase-to-ground element	304
MBG2	Zone 2 Mho B phase-to-ground element (filtered or high-speed element)	13
MBG2F	Zone 2 filtered Mho B phase-to-ground element	296
MBG2H[a]	Zone 2 high-speed Mho B phase-to-ground element	304

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 29 of 42)

Name	Bit Description	Row
MBG3	Zone 3 Mho B phase-to-ground element (filtered or high-speed element)	14
MBG3F	Zone 3 filtered Mho B phase-to-ground element	297
MBG3H[a]	Zone 3 high-speed Mho B phase-to-ground element	304
MBG4	Zone 4 Mho B phase-to-ground element	14
MBG4F	Zone 4 filtered Mho B phase-to-ground element	298
MBG5	Zone 5 Mho B phase-to-ground element	15
MBG5F	Zone 5 filtered Mho B phase-to-ground element	299
MCA1	Zone 1 Mho C-A phase element (filtered or high-speed element)	8
MCA1F	Zone 1 filtered Mho C-A phase-to-phase element	300
MCA1H[a]	Zone 1 high-speed Mho C-A phase-to-phase element	308
MCA2	Zone 2 Mho C-A phase element (filtered or high-speed element)	8
MCA2F	Zone 2 filtered Mho C-A phase-to-phase element	301
MCA2H[a]	Zone 2 high-speed Mho C-A phase-to-phase element	308
MCA3	Zone 3 Mho C-A phase element (filtered or high-speed element)	9
MCA3F	Zone 3 filtered Mho C-A phase-to-phase element	301
MCA3H[a]	Zone 3 high-speed Mho C-A phase-to-phase element	309
MCA4	Zone 4 Mho C-A phase element	9
MCA4F	Zone 4 filtered Mho C-A phase-to-phase element	302
MCA5	Zone 5 Mho C-A phase element	10
MCA5F	Zone 5 filtered Mho C-A phase-to-phase element	303
MCG1	Zone 1 Mho A phase-to-ground element (filtered or high-speed element)	13
MCG1F	Zone 1 filtered Mho C phase-to-ground element	296
MCG1H[a]	Zone 1 high-speed Mho C phase-to-ground element	304
MCG2	Zone 2 Mho C phase-to-ground element (filtered or high-speed element)	13
MCG2F	Zone 2 filtered Mho C phase-to-ground element	297
MCG2H[a]	Zone 2 high-speed Mho C phase-to-ground element	304
MCG3	Zone 3 Mho C phase-to-ground element (filtered or high-speed element)	14
MCG3F	Zone 3 filtered Mho C phase-to-ground element	297
MCG3H[a]	Zone 3 high-speed Mho C phase-to-ground element	305
MCG4	Zone 4 Mho C phase-to-ground element	14
MCG4F	Zone 4 filtered Mho C phase-to-ground element	298
MCG5	Zone 5 Mho C phase-to-ground element	15
MCG5F	Zone 5 filtered Mho C phase-to-ground element	299
NBF1	Circuit Breaker 1 no current circuit breaker failure	68
NBF2	Circuit Breaker 2 no current circuit breaker failure	74
NBK0	No circuit breakers active in reclose scheme	42
NBK1	One circuit breaker active in reclose scheme	42
NBK2	Two circuit breakers active in reclose scheme	42
NSTRT	Non-directional start element picked up	60
OC1	Circuit Breaker 1 open command	93
OC2	Circuit Breaker 2 open command	93

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 30 of 42)

Name	Bit Description	Row
OOSDET	Out-of-step condition detected	22
OSB	Out-of-step block	21
OSB1	Block Zone 1 during an out-of-step condition	20
OSB2–OSB5	Block Zones 2–5 during an out-of-step condition	21
OSBA	A-Phase out-of-step block	20
OSBB	B-Phase out-of-step block	20
OSBC	C-Phase out-of-step block	20
OST	Out-of-step tripping	21
OSTI	Incoming out-of-step tripping	21
OSTO	Outgoing out-of-step tripping	21
OUT201–OUT208	Optional I/O Board 1 Outputs 1–8	240
OUT209–OUT216	Optional I/O Board 1 Outputs 9–16	241
OUT301–OUT308	Optional I/O Board 2 Outputs 1–8	242
OUT309–OUT316	Optional I/O Board 2 Outputs 9–16	243
OUT401–OUT408	Optional I/O Board 3 Outputs 1–8	244
OUT409–OUT416	Optional I/O Board 3 Outputs 9–16	245
OUT501–OUT508	Optional I/O Board 4 Outputs 1–8	246
OUT509–OUT516	Optional I/O Board 4 Outputs 9–16	247
P5ABSW	Port 5A or 5B has just become active	440
P5ASEL	Port 5A active/inactive	318
P5BSEL	Port 5B active/inactive	318
P5CSEL	Port 5C active/inactive	318
P5DSEL	Port 5D active/inactive	318
PB_CLSE	Auxiliary CLOSE pushbutton	325
PB_TRIP	Auxiliary TRIP pushbutton	325
PB1–PB8	Pushbuttons 1–8	238
PB1_LED–PB8_LED	Pushbuttons 1–8 LED	252
PB1_PUL–PB8_PUL	Pushbuttons 1–8 pulse (on for one processing interval when button is pushed)	248
PB9–PB12	Pushbuttons 9–12	325
PB9_LED–PB12LED	Pushbuttons 9–12 LED	326
PB9_PUL–PB12PUL	Pushbuttons 9–12 pulse (on for one processing interval when button is pushed)	326
PCN01Q–PCN08Q	Protection Counters 1–8 output	168
PCN09Q–PCN16Q	Protection Counters 9–16 output	169
PCN17Q–PCN24Q	Protection Counters 17–24 output	170
PCN25Q–PCN32Q	Protection Counters 25–32 output	171
PCN17R–PCN24R	Protection Counters 17–24 reset	174
PCN01R–PCN08R	Protection Counters 1–8 reset	172
PCN09R–PCN16R	Protection Counters 9–16 reset	173
PCN25R–PCN32R	Protection Counters 25–32 reset	175
PCT01Q–PCT08Q	Protection Conditioning Timers 1–8 output	156
PCT09Q–PCT16Q	Protection Conditioning Timers 9–16 output	157

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 31 of 42)

Name	Bit Description	Row
PCT17Q–PCT24Q	Protection Conditioning Timers 17–24 output	158
PCT25Q–PCT32Q	Protection Conditioning Timers 25–32 output	159
PDEM	Phase current demand picked up	52
PF3_OK	Three-phase power factor OK	127
PFA_OK	A-Phase power factor OK	127
PFB_OK	B-Phase power factor OK	127
PFC_OK	C-Phase power factor OK	127
PFRTEX	Protection SELOGIC control equation first execution	228
PHASE_A	Indicates an A-Phase fault	237
PHASE_B	Indicates a B-Phase fault	237
PHASE_C	Indicates a C-Phase fault	237
PLDTE	Asserts for approximately 1.5 cycles when the TEC command is used to load a new time-error correction factor (preload value) into the TECORR analog quantity.	323
PLT01–PLT08	Protection Latch 1–8	152
PLT09–PLT16	Protection Latch 9–16	153
PLT17–PLT24	Protection Latch 17–24	154
PLT25–PLT32	Protection Latch 25–32	155
PMDOK	Assert if data acquisition system is operating correctly	414
PMTEST	Synchrophasor test mode	311
PMTRIG	Trigger (SELOGIC control equation)	311
PST01Q–PST08Q	Protection Sequencing Timers 1–8 output	160
PST09Q–PST16Q	Protection Sequencing Timers 9–16 output	161
PST17Q–PST24Q	Protection Sequencing Timers 17–24 output	162
PST25Q–PST32Q	Protection Sequencing Timers 25–32 output	163
PST01R–PST08R	Protection Sequencing Timers 1–8 reset	164
PST09R–PST16R	Protection Sequencing Timers 9–16 reset	165
PST17R–PST24R	Protection Sequencing Timers 17–24 reset	166
PST25R–PST32R	Protection Sequencing Timers 25–32 reset	167
PSV01–PSV08	Protection SELOGIC Variables 1–8	144
PSV09–PSV16	Protection SELOGIC Variables 9–16	145
PSV17–PSV24	Protection SELOGIC Variables 17–24	146
PSV25–PSV32	Protection SELOGIC Variables 25–32	147
PSV33–PSV40	Protection SELOGIC Variables 33–40	148
PSV41–PSV48	Protection SELOGIC Variables 41–48	149
PSV49–PSV56	Protection SELOGIC Variables 49–56	150
PSV57–PSV64	Protection SELOGIC Variables 57–64	151
PT	Permissive trip received	58
PTA	A-Phase permissive trip received (ECOMM = POTT3)	63
PTB	B-Phase permissive trip received (ECOMM = POTT3)	63
PTC	C-Phase permissive trip received (ECOMM = POTT3)	63
PTDRX	Directional permissive trip received (ECOMM = POTT, EPTDIR = Y)	63

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 32 of 42)

Name	Bit Description	Row
PTP_BNP	Bad jitter on PTP signals and the PTP signal is lost afterwards	440
PTP_OK	PTP is available and has sufficient quality	440
PTP_RST	Disqualify PTP high-accuracy time source	440
PTP_SET	Quality PTP high-accuracy time source	440
PTP_TIM	A valid PTP time sources is detected	440
PTPSYNC	Synchronized to a high-quality PTP source	440
PTRX	Permissive trip received Channel 1 and Channel 2	60
PTRX1	Permissive trip received Channel 1	59
PTRX2	Permissive trip received Channel 2	59
PUNRLBL	Protection SELOGIC control equation unresolved label	228
QDEM	Negative-sequence demand current picked up	52
R1T	Positive-sequence resistance within Zone 7 left resistance blinder	22
R32I	Reverse current polarized zero-sequence directional element	27
R32P	Reverse phase directional declaration	25
R32Q	Reverse negative-sequence phase directional declaration	25
R32QG	Reverse negative-sequence ground directional element	27
R32V	Reverse voltage-polarized zero-sequence directional element	27
R3PTE	Recloser three-pole trip enable	44
R3PTE1	Recloser three-pole trip enable Circuit Breaker 1	44
R3PTE2	Recloser three-pole trip enable Circuit Breaker 2	45
R6T	Positive-sequence resistance within Zone 6 Resistance blinder	23
R7T	Positive-sequence resistance within Zone 7 Resistance blinder	23
RB01–RB08	Remote Bits 1–8	107
RB09–RB16	Remote Bits 9–16	106
RB17–RB24	Remote Bits 17–24	105
RB25–RB32	Remote Bits 25–32	104
RBADA	Outage too long on MIRRORED BITS communications Channel A	259
RBADB	Outage too long on MIRRORED BITS communications Channel B	260
RL6	Positive-sequence resistance within Zone 6 left resistance blinder	23
RL7	Positive-sequence resistance within Zone 7 left resistance blinder	23
RMB1A–RMB8A	Channel A receive MIRRORED BITS 1–8	255
RMB1B–RMB8B	Channel B receive MIRRORED BITS 1–8	257
ROKA	Normal MIRRORED BITS communications Channel A status while not in loopback mode	259
ROKB	Normal MIRRORED BITS communications Channel B status while not in loopback mode	260
RR6	Positive-sequence resistance within Zone 6 Right Resistance blinder	23
RR7	Positive-sequence resistance within Zone 7 Right Resistance blinder	23
RST_79C	Reset recloser shot count accumulators (SELOGIC control equation)	254
RST_BAT	Reset battery monitoring (SELOGIC control equation)	254
RST_BK1	Reset Circuit Breaker 1 monitor	253
RST_BK2	Reset Circuit Breaker 2 monitor	253
RST_DEM	Reset demand metering	253

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 33 of 42)

Name	Bit Description	Row
RST_ENE	Reset energy metering data	253
RST_HAL	Reset warning alarm processing	254
RST_PDM	Reset peak demand metering	253
RSTDNPE	Reset DNP fault summary data (SELOGIC control equation)	254
RSTFLOC	Reset fault locator (SELOGIC control equation)	254
RSTMMB1	Reset max/min Circuit Breaker 1 (SELOGIC control equation)	253
RSTMMB2	Reset max/min Circuit Breaker 2 (SELOGIC control equation)	253
RSTMML	Reset max/min line (SELOGIC control equation)	253
RSTOCT	Open circuited CT detected	117
RSTTRGT	Target reset (SELOGIC control equation)	254
RT1	Circuit Breaker 1 retrip	67
RT2	Circuit Breaker 2 retrip	73
RT3P1	Circuit Breaker 1 three-pole retrip	66
RT3P2	Circuit Breaker 2 three-pole retrip	72
RTA1	Circuit Breaker 1 A-Phase retrip	66
RTA2	Circuit Breaker 2 A-Phase retrip	72
RTB1	Circuit Breaker 1 B-Phase retrip	66
RTB2	Circuit Breaker 2 B-Phase retrip	72
RTC1	Circuit Breaker 1 C-Phase retrip	66
RTC2	Circuit Breaker 2 C-Phase retrip	72
RTCAD01–RTCAD08	RTC remote data bits, Channel A, Bits 1–8	336
RTCAD09–RTCAD16	RTC remote data bits, Channel A, Bits 9–16	337
RTCBD01–RTCBD08	RTC remote data bits, Channel B, Bits 1–8	338
RTCBD09–RTCBD16	RTC remote data bits, Channel B, Bits 9–16	339
RTCCFGA	RTC data in sequence, Channel A	312
RTCCFGB	RTC data in sequence, Channel B	312
RTCDLYA	RTC delay exceeded, Channel A	313
RTCDLYB	RTC delay exceeded, Channel B	313
RTCENA	Valid remote synchrophasors received on Channel A	313
RTCENB	Valid remote synchrophasors received on Channel B	313
RTCROK	Valid aligned RTC data available on all enabled channels	313
RTCROKA	Valid aligned RTC data available on Channel A	313
RTCROKB	Valid Aligned RTC data available on Channel B	313
RTCSEQA	RTC configuration complete, Channel A	312
RTCSEQB	RTC configuration complete, Channel B	312
RTD01ST–RTD08ST	RTD status for Channels 1–8	91
RTD09ST–RTD12ST	RTD status for Channels 9–12	92
RTDCOMF	RTD communications failure	92
RTDFL	RTD device failure	92
RTDIN	State of RTD contact input	92
RTS3P1	Circuit Breaker 1 current-supervised three-pole retrip	66

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 34 of 42)

Name	Bit Description	Row
RTS3P2	Circuit Breaker 2 current-supervised three-pole retrip	72
RTSA1	Circuit Breaker 1 current-supervised A-Phase retrip	67
RTSB1	Circuit Breaker 1 current-supervised B-Phase retrip	67
RTSC1	Circuit Breaker 1 current-supervised C-Phase retrip	67
RTSA2	Circuit Breaker 2 current-supervised A-Phase retrip	73
RTSB2	Circuit Breaker 2 current-supervised B-Phase retrip	73
RTSC2	Circuit Breaker 2 current-supervised C-Phase retrip	73
RVRS1	Asserts when Global setting DIR1 = R	125
RVRS2	Asserts when Global setting DIR2 = R	125
RVRS3	Asserts when Global setting DIR3 = R	125
RVRS4	Asserts when Global setting DIR4 = R	125
RVRS5	Asserts when Global setting DIR5 = R	125
RXPRM	Receiver trip permission	53
SALARM	Software alarm	229
SC850BM	SELOGIC control for IEC 61850 Blocked Mode	452
SC850TM	SELOGIC control for IEC 61850 Test Mode	452
SD	Swing center voltage slope detected	22
SER_BNP	Bad jitter on serial port and the IRIG-B signal is lost afterwards	412
SER_OK	IRIG-B signal from Serial Port 1 is available and has sufficient quality	413
SER_RST	Disqualify serial IRIG-B high-accuracy time source	413
SER_SET	Qualify serial IRIG-B high-accuracy time source	413
SER_TIM	A valid IRIG-B time-source is detected on serial port	414
SERCA[a]	Series-compensated line A-Phase output	19
SERCAB[a]	Series-compensated line AB-Phase output	19
SERCB[a]	Series-compensated line B-Phase output	19
SERCBC[a]	Series-compensated line BC-Phase output	19
SERCC[a]	Series-compensated line C-Phase output	19
SERCCA[a]	Series-compensated line CA-Phase output	19
SERSYNC	Synchronized to a high-quality serial IRIG source	415
SETCHG	Pulsed alarm for settings changes	229
SFBK1	5 mHz ≤ Circuit Breaker 1 slip frequency < 25SFBK1	28
SFBK2	5 mHz ≤ Circuit Breaker 2 slip frequency < 25SFBK2	29
SFZBK1	Circuit Breaker 1 slip frequency less than 5 mHz	28
SFZBK2	Circuit Breaker 2 slip frequency less than 5 mHz	29
SG1–SG6	Settings Groups 1–6 active	319
SLOW1	fs1 < fp	29
SLOW2	fs2 < fp	30
SOTFE	Switch-onto-fault enable	48
SOTFT	Switch-onto-fault trip	53
SP1CLS	Single-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)	42
SP2CLS	Single-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)	42

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 35 of 42)

Name	Bit Description	Row
SPARC	Single-pole reclose initiate qualified	39
SPCER1	Synchrophasor configuration error on Port 1	335
SPCER2	Synchrophasor configuration error on Port 2	335
SPCER3	Synchrophasor configuration error on Port 3	335
SPCERF	Synchrophasor configuration error on Port F	335
SPEN	Signal profiling enabled	315
SPLSHT	Single-pole reclose last shot	39
SPO	One or two poles open	81
SPOA	A-Phase open	81
SPOB	B-Phase open	81
SPOBK1	Single-pole open Circuit Breaker 1	39
SPOBK2	Single-pole open Circuit Breaker 2	39
SPOC	C-Phase open	81
SPOI	Single-pole open interval timing	47
SPOISC	Single-pole open interval supervision condition	47
SPRCIP	Single-pole reclaim in progress	45
SPRI	Single-pole reclose initiation (SELOGIC control equation)	39
SPSHOT0	Single-pole shot counter = 0	46
SPSHOT1	Single-pole shot counter = 1	46
SPSHOT2	Single-pole shot counter = 2	46
SPT	Single-pole trip	55
SSD	Out-of-step swing signature detected	22
STALLTE	Stall time-error calculation (SELOGIC Equation). When asserted, the time-error calculation is stalled, or frozen.	323
STOP	Stop element picked up	60
TBBK	Time between circuit breakers timing	47
TBNC	Time is based on a valid BNC IRIG source	415
TESTDB	Communications card database test bit	315
TESTDB2	Communications card database test bit 2	315
TESTFM	Fast meter test bit	315
TESTPUL	Pulse test bit	315
TGLOBAL	Relay calendar clock and ADC sampling synchronized to C37.118 high-accuracy IRIG-B time source	412
THRLA1	Thermal element, Level 1 alarm	451
THRLA2	Thermal element, Level 2 alarm	451
THRLA3	Thermal element, Level 3 alarm	451
THRLT1	Thermal element, Level 1 trip	451
THRLT2	Thermal element, Level 2 trip	451
THRLT3	Thermal element, Level 3 trip	451
TIRIG	Assert while time is based on IRIG for both mark and value	413
TLED_1–TLED_8	Target LED 1–8	1
TLED_9–TLED_16	Target LED 9–16	2

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 36 of 42)

Name	Bit Description	Row
TLED_17–TLED_24	Target LED 17–24	324
TLOCAL	Relay calendar clock and ADC sampling synchronized to non-C37.118 compliant high-accuracy IRIG-B time source	412
TMB1A–TMB8A	Channel A Transmit MIRRORED BITS 1–8	256
TMB1B–TMB8B	Channel B Transmit MIRRORED BITS 1–8	258
TOP	Trip during open-pole timer is asserted	56
TPA	Trip A	55
TPA1	Circuit Breaker 1 Trip A	55
TPA2	Circuit Breaker 2 Trip A	56
TPB	Trip B	55
TPB1	Circuit Breaker 1 Trip B	55
TPB2	Circuit Breaker 2 Trip B	56
TPC	Trip C	55
TPC1	Circuit Breaker 1 Trip C	56
TPC2	Circuit Breaker 2 Trip C	56
TPLLEXT	Update PLL using external signal	412
TPTP	Time is based on a valid PTP source	415
TQUAL1	Time quality, binary, add 1 when asserted	322
TQUAL2	Time quality, binary, add 2 when asserted	322
TQUAL4	Time quality, binary, add 4 when asserted	322
TQUAL8	Time quality, binary, add 8 when asserted	322
TREA1	Trigger Reason Bit 1 (SELOGIC Equation)	311
TREA2	Trigger Reason Bit 2 (SELOGIC Equation)	311
TREA3	Trigger Reason Bit 3 (SELOGIC Equation)	311
TREA4	Trigger Reason Bit 4 (SELOGIC Equation)	311
TRGTR	Reset all active target Relay Words	237
TRIP	Trip A or Trip B or Trip C	55
TRIPLED	Trip LED	0
TRPRM	Trip permission	53
TSER	Time is based on a valid serial IRIG source	415
TSNTPB	Relay time is based on SNTP using backup server	323
TSNTPP	Relay time is based on SNTP using primary server	323
TSOK	Assert if current time source accuracy is sufficient for synchronized phasor measurements	414
TSSW	High-priority time source switching	412
TSYNC	Assert when ADC sampling is synchronized to an IRIG-B time source	414
TSYNCA	Assert while the time mark from time source or fixed internal source is not synchronized	414
TUPDH	Assert if update source is high-accuracy time source	413
TUTC1	Offset hours from UTC time, binary, add 1 if asserted	321
TUTC2	Offset hours from UTC time, binary, add 2 if asserted	321
TUTC4	Offset hours from UTC time, binary, add 4 if asserted	321
TUTC8	Offset hours from UTC time, binary, add 8 if asserted	321

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 37 of 42)

Name	Bit Description	Row
TUTCH	Offset half-hour from UTC time, binary, add 0.5 if asserted	321
TUTCS	Offset hours sign from UTC time, subtract the UTC offset if TUTCS is asserted, add otherwise	321
TWALTI	TW alternate current channel	406
TWFLIF	Internal fault condition for TWFL (SELOGIC equation)	405
TWIW	Select IW for TW	406
TWIX	Select IX for TW	406
TWPOST	TW state machine in post-trigger recording state	405
TWREC	TW data acquisition in record state	406
TWRTV	TW data acquisition in retrieve state	406
TWWAIT	TW data acquisition in wait state	406
UBB	Block permissive trip received 1 or 2	59
UBB1	Blocks permissive trip Receiver 1	59
UBB2	Blocks permissive trip Receiver 2	59
UBOSB	Unblock out-of-step blocking	20
ULCL1	Unlatch closing for Circuit Breaker 1 (SELOGIC control equation)	43
ULCL2	Unlatch closing for Circuit Breaker 2 (SELOGIC control equation)	43
ULMTR1	Circuit Breaker 1 unlatch manual trip	56
ULMTR2	Circuit Breaker 2 unlatch manual trip	56
ULTR	Unlatch all protection trips	56
ULTRA	Unlatch Trip A	57
ULTRB	Unlatch Trip B	57
ULTRC	Unlatch Trip C	57
UPD_BLK	Block updating internal clock period and master time	413
UPD_EN	Enable updating internal clock with selected external time source	412
VB001–VB008	Virtual Bit 001–008	295
VB009–VB016	Virtual Bit 009–016	294
VB017–VB024	Virtual Bit 017–024	293
VB025–VB032	Virtual Bit 025–032	292
VB033–VB040	Virtual Bit 033–040	291
VB041–VB048	Virtual Bit 041–048	290
VB049–VB056	Virtual Bit 049–056	289
VB057–VB064	Virtual Bit 057–064	288
VB065–VB072	Virtual Bit 065–072	287
VB073–VB080	Virtual Bit 073–080	286
VB081–VB088	Virtual Bit 081–088	285
VB089–VB096	Virtual Bit 089–096	284
VB097–VB104	Virtual Bit 097–104	283
VB105–VB112	Virtual Bit 105–112	282
VB113–VB120	Virtual Bit 113–120	281
VB121–VB128	Virtual Bit 121–128	280
VB129–VB136	Virtual Bit 129–136	279

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 38 of 42)

Name	Bit Description	Row
VB137–VB144	Virtual Bit 137–144	278
VB145–VB152	Virtual Bit 145–152	277
VB153–VB160	Virtual Bit 153–160	276
VB161–VB168	Virtual Bit 161–168	275
VB169–VB176	Virtual Bit 169–176	274
VB177–VB184	Virtual Bit 177–184	273
VB185–VB192	Virtual Bit 185–192	272
VB193–VB200	Virtual Bit 193–200	271
VB201–VB208	Virtual Bit 201–208	270
VB209–VB216	Virtual Bit 209–216	269
VB217–VB224	Virtual Bit 217–224	268
VB225–VB232	Virtual Bit 225–232	267
VB233–VB240	Virtual Bit 233–240	266
VB241–VB248	Virtual Bit 241–248	265
VB249–VB256	Virtual Bit 249–256	264
VMEMC	Polarizing memory voltage control	18
VPOLV	Polarizing voltage valid	18
VYDD	Disturbance detected on VY terminal	404
VZDD	Disturbance detected on VZ terminal	404
WFC	Weak infeed condition detected	59
X6ABC	Impedance inside Zone 6 out-of-step	20
X6T	Positive-sequence reactance within Zone 6 reactance blinder	23
X7ABC	Impedance inside Zone 7 out-of-step	20
X7T	Positive-sequence reactance within Zone 7 reactance blinder	23
XAB1	Zone 1 Quad A-B phase element (filtered or high-speed element)	10
XAB1F	Zone 1 filtered Quad A-B phase-to-phase element	300
XAB1H[a]	Zone 1 high-speed Quad A-B phase-to-phase element	309
XAB2	Zone 2 Quad A-B phase element (filtered or high-speed element)	11
XAB2F	Zone 2 filtered Quad A-B phase-to-phase element	301
XAB2H[a]	Zone 2 high-speed Quad A-B phase-to-phase element	309
XAB3	Zone 3 Quad A-B phase element (filtered or high-speed element)	11
XAB3F	Zone 3 filtered Quad A-B phase-to-phase element	301
XAB3H[a]	Zone 3 high-speed Quad A-B phase-to-phase element	309
XAB4	Zone 4 Quad A-B phase element	12
XAB4F	Zone 4 filtered Quad A-B phase-to-phase element	302
XAB5	Zone 5 Quad A-B phase element	12
XAB5F	Zone 5 filtered Quad A-B phase-to-phase element	303
XAG1	Zone 1 Quad A phase-to-ground element (filtered or high-speed element)	16
XAG1F	Zone 1 filtered Quad A phase-to-ground element	296
XAG1H[a]	Zone 1 high-speed Quad A phase-to-ground element	305
XAG2	Zone 2 Quad A phase-to-ground element (filtered or high-speed element)	16

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 39 of 42)

Name	Bit Description	Row
XAG2F	Zone 2 filtered Quad A phase-to-ground element	297
XAG2H[a]	Zone 2 high-speed Quad A phase-to-ground element	305
XAG3	Zone 3 Quad A phase-to-ground element (filtered or high-speed element)	17
XAG3F	Zone 3 filtered Quad A phase-to-ground element	297
XAG3H[a]	Zone 3 high-speed Quad A phase-to-ground element	305
XAG4	Zone 4 Quad A phase-to-ground element	17
XAG4F	Zone 4 filtered Quad A phase-to-ground element	298
XAG5	Zone 5 Quad A phase-to-ground element	18
XAG5F	Zone 5 filtered Quad A phase-to-ground element	299
XBC1	Zone 1 Quad B-C phase element (filtered or high-speed element)	10
XBC1F	Zone 1 filtered Quad B-C phase-to-phase element	300
XBC1H[a]	Zone 1 high-speed Quad B-C phase-to-phase element	309
XBC2	Zone 2 Quad B-C phase element (filtered or high-speed element)	11
XBC2F	Zone 2 filtered Quad B-C phase-to-phase element	301
XBC2H[a]	Zone 2 High-speed Quad B-C phase-to-phase element	309
XBC3	Zone 3 Quad B-C phase element (filtered or high-speed element)	11
XBC3F	Zone 3 filtered Quad B-C phase-to-phase element	302
XBC3H[a]	Zone 3 high-speed Quad B-C phase-to-phase element	310
XBC4	Zone 4 Quad B-C phase element	12
XBC4F	Zone 4 filtered Quad B-C phase-to-phase element	302
XBC5	Zone 5 Quad B-C phase element	12
XBC5F	Zone 5 filtered Quad B-C phase-to-phase element	303
XBG1	Zone 1 Quad B phase-to-ground element (filtered or high-speed element)	16
XBG1F	Zone 1 filtered Quad B phase-to-ground element	296
XBG1H[a]	Zone 1 high-speed Quad B phase-to-ground element	305
XBG2	Zone 2 Quad B phase-to-ground element (filtered or high-speed element)	16
XBG2F	Zone 2 filtered Quad B phase-to-ground element	297
XBG2H[a]	Zone 2 high-speed Quad B phase-to-ground element	305
XBG3	Zone 3 Quad B phase-to-ground element (filtered or high-speed element)	17
XBG3F	Zone 3 filtered Quad B phase-to-ground element	298
XBG3H[a]	Zone 3 high-speed Quad B phase-to-ground element	306
XBG4	Zone 4 Quad B phase-to-ground element	17
XBG4F	Zone 4 filtered Quad B phase-to-ground element	298
XBG5	Zone 5 Quad B phase-to-ground element	18
XBG5F	Zone 5 filtered Quad B phase-to-ground element	299
XCA1	Zone 1 Quad C-A phase element (filtered or high-speed element)	10
XCA1F	Zone 1 filtered Quad C-A phase-to-phase element	300
XCA1H[a]	Zone 1 high-speed Quad C-A phase-to-phase element	309
XCA2	Zone 2 Quad C-A phase element (filtered or high-speed element)	11
XCA2F	Zone 2 filtered Quad C-A phase-to-phase element	301
XCA2H[a]	Zone 2 high-speed Quad C-A phase-to-phase element	309

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 40 of 42)

Name	Bit Description	Row
XCA3	Zone 3 Quad C-A phase element (filtered or high-speed element)	11
XCA3F	Zone 3 filtered Quad C-A phase-to-phase element	302
XCA3H[a]	Zone 3 high-speed Quad C-A phase-to-phase element	310
XCA4	Zone 4 Quad C-A phase element	12
XCA4F	Zone 4 filtered Quad C-A phase-to-phase element	302
XCA5	Zone 5 Quad C-A phase element	12
XCA5F	Zone 5 filtered Quad C-A phase-to-phase element	303
XCG1	Zone 1 Quad C phase-to-ground element (filtered or high-speed element)	16
XCG1F	Zone 1 filtered Quad C phase-to-ground element	296
XCG1H[a]	Zone 1 high-speed Quad C phase-to-ground element	305
XCG2	Zone 2 Quad C phase-to-ground element (filtered or high-speed element)	16
XCG2F	Zone 2 filtered Quad C phase-to-ground element	297
XCG2H[a]	Zone 2 high-speed Quad C phase-to-ground element	305
XCG3	Zone 3 Quad C phase-to-ground element (filtered or high-speed element)	17
XCG3F	Zone 3 filtered Quad C phase-to-ground element	298
XCG3H[a]	Zone 3 high-speed Quad C phase-to-ground element	306
XCG4	Zone 4 Quad C phase-to-ground element	17
XCG4F	Zone 4 filtered Quad C phase-to-ground element	298
XCG5	Zone 5 Quad C phase-to-ground element	18
XCG5F	Zone 5 filtered Quad C phase-to-ground element	299
YEAR1	IRIG-B year information, binary-coded-decimal, add 1 if asserted	320
YEAR10	IRIG-B year information, binary-coded-decimal, add 10 if asserted	320
YEAR2	IRIG-B year information, binary-coded-decimal, add 2 if asserted	320
YEAR20	IRIG-B year information, binary-coded-decimal, add 20 if asserted	320
YEAR4	IRIG-B year information, binary-coded-decimal, add 4 if asserted	320
YEAR40	IRIG-B year information, binary-coded-decimal, add 40 if asserted	320
YEAR8	IRIG-B year information, binary-coded-decimal, add 8 if asserted	320
YEAR80	IRIG-B year information, binary-coded-decimal, add 80 if asserted	320
Z1G	Zone 1 ground-distance element	5
Z1GT	Zone 1 ground-distance, time-delayed	6
Z1MGTC	Zone 1 mho ground torque control	444
Z1MPTC	Zone 1 mho phase torque control	446
Z1P	Zone 1 phase-distance element	3
Z1PT	Zone 1 phase-distance, time-delayed	4
Z1T	Zone 1 phase- or ground-distance, time-delayed	7
Z1XGTC	Zone 1 quad ground torque control	444
Z1XPTC	Zone 1 quad phase torque control	446
Z2G	Zone 2 ground-distance element	5
Z2GT	Zone 2 ground-distance, time-delayed	6
Z2MGTC	Zone 2 mho ground torque control	444

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 41 of 42)

Name	Bit Description	Row
Z2MPTC	Zone 2 mho phase torque control	446
Z2P	Zone 2 phase-distance element	3
Z2PGS	Zone 2 phase- and ground-short delay element	60
Z2PT	Zone 2 phase-distance, time-delayed	4
Z2T	Zone 2 phase- or ground-distance, time-delayed	7
Z2XGTC	Zone 2 quad ground torque control	444
Z2XPTC	Zone 2 quad phase torque control	446
Z3G	Zone 3 ground-distance element	5
Z3GT	Zone 3 ground-distance, time-delayed	6
Z3MGTC	Zone 3 Mho ground torque control	444
Z3MPTC	Zone 3 Mho phase torque control	446
Z3P	Zone 3 phase-distance element	3
Z3PT	Zone 3 phase-distance, time-delayed	4
Z3RB	Current reversal guard asserted	58
Z3RBA	A-Phase current reversal guard asserted (ECOMM = POTT3)	61
Z3RBB	B-Phase current reversal guard asserted (ECOMM = POTT3)	61
Z3RBC	C-Phase current reversal guard asserted (ECOMM = POTT3)	61
Z3T	Zone 3 phase- or ground-distance, time-delayed	7
Z3XGTC	Zone 3 quad ground torque control	444
Z3XPTC	Zone 3 quad phase torque control	446
Z3XT	Current reversal guard timer picked up	60
Z4G	Zone 4 ground-distance element	5
Z4GT	Zone 4 ground-distance, time-delayed	6
Z4MGTC	Zone 4 mho ground torque control	444
Z4MPTC	Zone 4 mho phase torque control	446
Z4P	Zone 4 phase-distance element	3
Z4PT	Zone 4 phase-distance, time-delayed	4
Z4T	Zone 4 phase- or ground-distance, time-delayed	7
Z4XGTC	Zone 4 quad ground torque control	445
Z4XPTC	Zone 4 quad phase torque control	447
Z5G	Zone 5 ground-distance element	5
Z5GT	Zone 5 ground-distance, time-delayed	6
Z5MGTC	Zone 5 mho ground torque control	444
Z5MPTC	Zone 5 mho phase torque control	446
Z5P	Zone 5 phase-distance element	3
Z5PT	Zone 5 phase-distance, time-delayed	4
Z5T	Zone 5 phase- or ground-distance, time-delayed	7
Z5XGTC	Zone 5 quad ground torque control	445
Z5XPTC	Zone 5 quad phase torque control	447
ZLIN	Load-encroachment 'load in' element	48

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 42 of 42)

Name	Bit Description	Row
ZLOAD	ZLOUT or ZLIN element picked up	48
ZLOUT	Load-encroachment 'load out' element	48

[a] In SEL-411L-1 only.

Row List

Table 11.2 lists every Relay Word bit row and the bits contained within each row.

Table 11.2 Row List of Relay Word Bits (Sheet 1 of 37)

Row	Name	Bit Description
Enable and Tripping Bits		
0	EN	Relay enabled
0	TRIPLED	Trip LED
1	TLED_1–TLED_8	Target LED 1–8
2	TLED_9–TLED_16	Target LED 9–16
Distance Elements		
3	Z1P–Z5P	Zone 1–5, phase-distance elements
3	M1PT–M2PT	Zone 1–2 mho phase element, time-delayed
3	Z123PFL	Full-cycle phase-to-phase mho distance element asserted
4	M3PT–M5PT	Zone 3–5 mho phase element, time-delayed
4	Z1PT–Z5PT	Zone 1–5 phase-distance, time-delayed
5	Z1G–Z5G	Zone 1–5 ground-distance element
5	Z123GFL	Full-cycle phase-to-ground mho distance element asserted
6	Z1GT–Z5GT	Zone 1–5 ground-distance, time-delayed
7	Z1T–Z5T	Zone 1–5 phase or ground-distance, time-delayed
8	MAB1, MBC1, MCA1	Zone 1 mho AB, BC, CA phase elements
8	MAB2, MBC2, MCA2	Zone 2 mho AB, BC, CA phase elements
8	M1P–M2P	Zone 1–2 mho phase element
9	M3P–M4P	Zone 3–4 mho phase element
9	MAB3, MBC3, MCA3	Zone 3 mho AB, BC, CA phase elements
9	MAB4, MBC4, MCA4	Zone 4 mho AB, BC, CA phase elements
10	MAB5, MBC5, MCA5	Zone 5 mho AB, BC, CA phase elements
10	XAB1, XBC1, XCA1	Zone 1 quad AB, BC, CA phase elements
10	M5P	Zone 5 mho phase element
11	XAB2, XBC2, XCA2	Zone 2 quad AB, BC, CA phase elements
11	XAB3, XBC3, XCA3	Zone 3 quad AB, BC, CA phase elements
12	XAB4, XBC4, XCA4	Zone 4 quad AB, BC, CA phase elements
12	XAB5, XBC5, XCA5	Zone 5 quad AB, BC, CA phase elements
13	MAG1, MBG1, MCG1	Zone 1 mho A-Phase, B-Phase, C-Phase-to-ground elements
13	MAG2, MBG2, MCG2	Zone 2 mho A-Phase, B-Phase, C-Phase-to-ground elements
14	MAG3, MBG3, MCG3	Zone 3 mho A-Phase, B-Phase, C-Phase-to-ground elements

Table 11.2 Row List of Relay Word Bits (Sheet 2 of 37)

Row	Name	Bit Description
14	MAG4, MBG4, MCG4	Zone 4 mho A-Phase, B-Phase, C-Phase-to-ground elements
15	MAG5, MBG5, MCG5	Zone 5 mho A-Phase, B-Phase, C-Phase-to-ground elements
16	XAG1, XBG1, XCG1	Zone 1 quad A-Phase, B-Phase, C-Phase-to-ground elements
16	XAG2, XBG2, XCG2	Zone 2 quad A-Phase, B-Phase, C-Phase-to-ground elements
17	XAG3, XBG3, XCG3	Zone 3 quad A-Phase, B-Phase, C-Phase-to-ground elements
17	XAG4, XBG4, XCG4	Zone 4 quad A-Phase, B-Phase, C-Phase-to-ground elements
18	XAG5, XBG5, XCG5	Zone 5 quad A-Phase, B-Phase, C-Phase-to-ground elements
18	CVTBLH[a]	CCVT transient blocking logic active-high-speed elements
18	CVTBL	CCVT transient blocking logic active
18	VMEMC	Polarizing memory voltage control
18	VPOLV	Polarizing voltage valid
Series-Compensated Line Logic		
19	SERCAB[a]	Series-compensated line AB-Phase output
19	SERCBC[a]	Series-compensated line BC-Phase output
19	SERCCA[a]	Series-compensated line CA-Phase output
19	SERCA, SERCB, SERCC[a]	Series-compensated line A-Phase, B-Phase, C-Phase outputs
Out-of-Step Elements		
20	X6ABC	Impedance inside Zone 6 out-of-step
20	X7ABC	Impedance inside Zone 7 out-of-step
20	50ABC	Positive-sequence current above 50ABCP threshold
20	UBOSB	Unblock out-of-step blocking
20	OSBA, OSBB, OSBC	A-Phase, B-Phase, C-Phase out-of-step block
20	OSB1	Block Zone 1 during an out-of-step condition
21	OSB2–OSB5	Block Zone 2–5 during an out-of-step condition
21	OSB	Out-of-step block
21	OSTI	Incoming out-of-step tripping
21	OSTO	Outgoing out-of-step tripping
21	OST	Out-of-step tripping
22	67QUBF	Forward direction supervised output from 50QUBP
22	67QUBR	Reverse direction supervised output from 50QUBP
22	OOSDET	Out-of-step condition detected
22	SSD	Out-of-step swing signature detected
22	SD	Swing center voltage slope detected
22	R1T	Positive-sequence resistance within Zone 7 left resistance blinder
23	X6T	Positive-sequence reactance within Zone 6 reactance blinder
23	R6T	Positive-sequence resistance within Zone 6 resistance blinder
23	RR6	Positive-sequence resistance within Zone 6 right resistance blinder
23	RL6	Positive-sequence resistance within Zone 6 left resistance blinder
23	X7T	Positive-sequence reactance within Zone 7 reactance blinder
23	R7T	Positive-sequence resistance within Zone 7 resistance blinder
23	RR7	Positive-sequence resistance within Zone 7 right resistance blinder

Table 11.2 Row List of Relay Word Bits (Sheet 3 of 37)

Row	Name	Bit Description
23	RL7	Positive-sequence resistance within Zone 7 left resistance blinder
24	DOSB	Dependable out-of-step blocking asserted
Directional Elements		
25	F32P	Forward phase directional declaration
25	R32P	Reverse phase directional declaration
25	F32Q	Forward negative-sequence phase directional declaration
25	R32Q	Reverse negative-sequence phase directional declaration
25	32QF	Forward negative-sequence overcurrent directional declaration
25	32QR	Reverse negative-sequence overcurrent directional declaration
25	32SPOF	Forward open-pole directional declaration
25	32SPOR	Reverse open-pole directional declaration
26	50QF	Forward negative-sequence supervisory current element
26	50QR	Reverse negative-sequence supervisory current element
26	50GF	Forward zero-sequence supervisory current element
26	50GR	Reverse zero-sequence supervisory current element
26	32QE	32Q internal enable
26	32QGE	32QG internal enable
26	32VE	32V internal enable
26	32IE	32I internal enable
27	F32I	Forward current-polarized zero-sequence directional element
27	R32I	Reverse current-polarized zero-sequence directional element
27	F32V	Forward voltage-polarized zero-sequence directional element
27	R32V	Reverse voltage-polarized zero-sequence directional element
27	F32QG	Forward negative-sequence ground directional element
27	R32QG	Reverse negative-sequence ground directional element
27	32GF	Forward ground-directional element
27	32GR	Reverse ground-directional element
Synchronism-Check Elements		
28	59VP	VP within ‘healthy voltage’ window
28	59VS1	VS1 within ‘healthy voltage’ window
28	25ENBK1	Circuit Breaker 1 synchronism-check element enable
28	SFZBK1	Circuit Breaker 1 slip frequency less than 5 MHz
28	SFBK1	5 MHz Circuit Breaker 1 slip frequency < 25 SFBK1
28	25W1BK1	Circuit Breaker 1 Angle 1 within Window 1
28	25W2BK1	Circuit Breaker 1 Angle 2 within Window 2
28	25A1BK1	Circuit Breaker 1 voltages within synchronism Angle 1
29	25A2BK1	Circuit Breaker 1 voltages within synchronism Angle 2
29	FAST1	fs1 > fp
29	SLOW1	fs1 < fp
29	BSYNBK1	Block synchronism check for Circuit Breaker 1
29	59VS2	VS2 within ‘healthy voltage’ window

Table 11.2 Row List of Relay Word Bits (Sheet 4 of 37)

Row	Name	Bit Description
29	25ENBK2	Circuit Breaker 2 synchronism-check element enable
29	SFZBK2	Circuit Breaker 2 slip frequency less than 5 MHz
29	SFBK2	5 MHz Circuit Breaker 2 slip frequency < 25 SFBK2
30	25W1BK2	Circuit Breaker 2 Angle 1 within Window 1
30	25W2BK2	Circuit Breaker 2 Angle 2 within Window 2
30	25A1BK2	Circuit Breaker 2 voltages within synchronism Angle 1
30	25A2BK2	Circuit Breaker 2 voltages within synchronism Angle 2
30	FAST2	fs2 > fp
30	SLOW2	fs2 < fp
30	BSYNBK2	Block synchronism check for Circuit Breaker 2
Overcurrent Elements		
31	50P1–50P4	Levels 1–4 phase overcurrent element
31	67P1–67P4	Levels 1–4 phase directional overcurrent element
32	67P1T–67P4T	Levels 1–4 phase-delayed directional overcurrent element
32	50G1–50G4	Levels 1–4 residual overcurrent element
33	67G1–67G4	Levels 1–4 residual directional overcurrent element
33	67G1T–67G4T	Levels 1–4 residual delayed directional overcurrent element
34	50Q1–50Q4	Levels 1–4 negative-sequence overcurrent element
34	67Q1–67Q4	Levels 1–4 negative-sequence directional overcurrent element
35	67Q1T–67Q4T	Levels 1–4 negative-sequence delayed directional overcurrent element
35	59VDIF1	Breaker 1 Synchronizing Difference Voltage less than limit
35	59VDIF2	Breaker 2 Synchronizing Difference Voltage less than limit
35	59VP1	Breaker 1 polarizing voltage within healthy voltage window
35	59VP2	Breaker 2 polarizing voltage within healthy voltage window
Inverse-Time Overcurrent Elements		
36	51T01–51T08	Inverse-time Elements 01–08 timed out
37	51S01–51S06	Inverse-time Elements 01–06 picked up
37	51T09–51T10	Inverse-time Elements 09–10 timed out
38	51S07–51S10	Inverse-time Elements 07–10 picked up
Reclosing Elements		
39	SPRI	Single-pole reclose initiation (SELOGIC control equation)
39	SPARC	Single-pole reclose initiate qualified
39	SPLSHT	Single-pole reclose last shot
39	SPOBK1	Single-pole open Circuit Breaker 1
39	SPOBK2	Single-pole open Circuit Breaker 2
39	3PRI	Three-pole reclose initiation (SELOGIC control equation)
39	3PARC	Three-pole reclose initiate qualified
39	3POBK1	Three-pole open Circuit Breaker 1
40	3POBK2	Three-pole open Circuit Breaker 2
40	3POLINE	Three-pole open line
40	3PLSHT	Three-pole reclose last shot

Table 11.2 Row List of Relay Word Bits (Sheet 5 of 37)

Row	Name	Bit Description
40	BK1RS	Circuit Breaker 1 in ready state
40	BK2RS	Circuit Breaker 2 in ready state
40	79CY1	Relay in single-pole reclose cycle state
40	79CY3	Relay in three-pole reclose cycle state
40	BK1LO	Circuit Breaker 1 in lockout state
41	BK2LO	Circuit Breaker 2 in lockout state
41	BK1CL	Circuit Breaker 1 close command
41	BK2CL	Circuit Breaker 2 close command
41	LEADBK0	No lead circuit breaker
41	LEADBK1	Lead circuit breaker = Circuit Breaker 1
41	LEADBK2	Lead circuit breaker = Circuit Breaker 2
41	FOLBK0	No follower circuit breaker
41	FOLBK1	Follower circuit breaker = Circuit Breaker 1
42	FOLBK2	Follower circuit breaker = Circuit Breaker 2
42	NBK0	No circuit breakers active in reclose scheme
42	NBK1	One circuit breaker active in reclose scheme
42	NBK2	Two circuit breakers active in reclose scheme
42	SP1CLS	Single-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)
42	SP2CLS	Single-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)
42	3P1CLS	Three-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)
42	3P2CLS	Three-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)
43	BK1CFT	Circuit Breaker 1 close failure delay timed out
43	BK2CFT	Circuit Breaker 2 close failure delay timed out
43	BK1CLSS	Circuit Breaker 1 in close supervision state
43	BK2CLSS	Circuit Breaker 2 in close supervision state
43	BK1CLST	Circuit Breaker 1 close supervision timer timed out
43	BK2CLST	Circuit Breaker 2 close supervision timer timed out
43	ULCL1	Unlatch closing for Circuit Breaker 1 (SELOGIC control equation)
43	ULCL2	Unlatch closing for Circuit Breaker 2 (SELOGIC control equation)
44	LLDB1	Live-Line Dead-Bus 1
44	LLDB2	Live-Line Dead-Bus 2
44	DLLB1	Dead-Line Live-Bus 1
44	DLLB2	Dead-Line Live-Bus 2
44	DLDB1	Dead-Line Dead-Bus 1
44	DLDB2	Dead-Line Dead-Bus 2
44	R3PTE	Recloser three-pole trip enable
44	R3PTE1	Recloser three-pole trip enable Circuit Breaker 1
45	R3PTE2	Recloser three-pole trip enable Circuit Breaker 2
45	BK1RCIP	Circuit Breaker 1 reclaim in progress (lockout state)
45	BK2RCIP	Circuit Breaker 2 reclaim in progress (lockout state)
45	SPRCIP	Single-pole reclaim in progress

Table 11.2 Row List of Relay Word Bits (Sheet 6 of 37)

Row	Name	Bit Description
45	3PRCIP	Three-pole reclaim in progress
45	2POBK1	Two poles open Circuit Breaker 1
45	2POBK2	Two poles open Circuit Breaker 2
46	SPSHOT0–SPSHOT2	Single-pole shot counter = 0–2
46	3PSHOT0–3PSHOT4	Three-pole shot counter = 0–4
47	SPOI	Single-pole open interval timing
47	3POI	Three-pole open interval timing
47	79STRT	Relay in start state
47	TBBK	Time between circuit breakers timing
47	BK1EXT–BK2EXT	Circuit Breaker 1–2 closed externally
47	SPOISC	Single-pole open interval supervision condition
47	3POISC	Three-pole open interval supervision condition
Miscellaneous Logic Elements		
48	SOTFE	Switch-onto-fault enable
48	ILOP	Internal loss-of-potential from ELOP setting
48	LOP	Loss-of-potential detected
48	ZLOAD	ZLOUT or ZLIN element picked up
48	ZLIN	Load-encroachment ‘load in’ element
48	ZLOUT	Load-encroachment ‘load out’ element
48	FIDEN	Fault identification logic enabled
48	FSA	A-Phase sector fault (AG or BCG fault)
49	FSB	B-Phase sector fault (BG or CAG fault)
49	FSC	C-Phase sector fault (CG or ABG fault)
49	DFAULT	Disables maximum/minimum metering and demand metering when SELOGIC control equation FAULT asserts
49	FTSAG	AG Fault (total current)
49	FTSBG	BG Fault (total current)
49	FTSCG	CG Fault (total current)
49	FTSLG	Single-phase fault detected (total current)
49	87FIDEN	87FIDEN Logic enabled
50	87FIDPH	Ungrounded 87L FID logic enabled
50	87FTS	87L fault type selected
50	ER	Event report trigger equation (SELOGIC control equation)
50	EAFSRC	Alternate frequency source (SELOGIC control equation)
Battery Monitor		
51	DC1F	DC Monitor 1 fail alarm
51	DC1W	DC Monitor 1 warning alarm
51	DC1G	DC Monitor 1 ground fault alarm
51	DC1R	DC Monitor 1 alarm for ac ripple
51	DC2F	DC Monitor 2 fail alarm
51	DC2W	DC Monitor 2 warning alarm

Table 11.2 Row List of Relay Word Bits (Sheet 7 of 37)

Row	Name	Bit Description
51	DC2G	DC Monitor 2 ground fault alarm
51	DC2R	DC Monitor 2 alarm for ac ripple
Metering Elements		
52	PDEM	Phase current demand picked up
52	QDEM	Negative-sequence demand current picked up
52	GDEM	Zero-sequence demand current picked up
Trip Logic Elements		
53	RXPRM	Receiver trip permission
53	COMPRM	Communications-assisted trip permission
53	TRPRM	Trip permission
53	DTR	Direct transfer trip received
53	SOTFT	Switch-onto-fault trip
53	E3PT	Three-pole trip enable
53	E3PT1	Circuit Breaker 1 three-pole trip enable
53	E3PT2	Circuit Breaker 2 three-pole trip enable
54	APS, BPS, CPS	Trip logic A-Phase, B-Phase, C-Phase selected
54	3PS	Trip logic three-phase selected
54	ATPA, ATPB, ATPC	Assert Trip A, Trip B, Trip C
54	A3PT	Assert three-pole trip
55	TPA, TPB, TPC	Trip A, Trip B, Trip C
55	TRIP	Trip A, Trip B, or Trip C
55	3PT	Three-pole trip
55	SPT	Single-pole trip
55	TPA1, TPB1	Circuit Breaker 1 Trip A, Trip B
56	TPC1, TPA2, TPB2, TPC2	Circuit Breaker 1 Trip C, Circuit Breaker 2 Trip A, Trip B, Trip C
56	TOP	Trip during open-pole timer is asserted
56	ULTR	Unlatch all protection trips
56	ULMTR1, ULMTR2	Circuit Breaker 1–2 unlatch manual trip
57	ULTRA, ULTRB, ULTRC	Unlatch Trip A, Trip B, Trip C
57	DTA, DTB, DTC	Direct transfer trip A-Phase, B-Phase, C-Phase (SELOGIC control equation)
Pilot Tripping Elements		
58	PT	Permissive trip received
58	Z3RB	Current reversal guard asserted
58	KEY	Transmit permissive trip signal
58	EKEY	Echo received permissive trip signal
58	ECTT	Echo conversion to trip signal
58	27AWI, 27BWI, 27CWI	A-Phase, B-Phase, C-Phase undervoltage condition
59	WFC	Weak infeed condition detected
59	KEY1	Transmit general permissive trip
59	KEY3	Transmit three-phase permissive trip
59	UBB1	Blocks permissive trip Receiver 1

Table 11.2 Row List of Relay Word Bits (Sheet 8 of 37)

Row	Name	Bit Description
59	PTRX1	Permissive trip received Channel 1
59	UBB2	Blocks permissive trip Receiver 2
59	PTRX2	Permissive trip received Channel 2
59	UBB	Block permissive trip received 1 or 2
60	PTRX	Permissive trip received Channel 1 and Channel 2
60	Z3XT	Current reversal guard timer picked up
60	Z2PGS	Zone 2 phase and ground short delay element
60	67QG2S	Negative-sequence and residual directional overcurrent short delay element
60	DSTRT	Directional start element picked up
60	NSTRT	Non-directional start element picked up
60	STOP	Stop element picked up
60	BTX	Block extension picked up
61	Z3RBA, Z3RBB, Z3RBC	A-Phase, B-Phase, C-Phase current reversal guard asserted (ECOMM = POTT3)
61	KEYA, KEYB, KEYC	Transmit A-Phase, B-Phase, C-Phase permissive trip (ECOMM = POTT3)
61	KEYD	Transmit directional permissive trip (ECOMM = POTT, EPTDIR = Y)
62	EKEYA, EKEYB, EKEYC	A-Phase, B-Phase, C-Phase echo received permissive trip signal (ECOMM = POTT3)
62	ECTTA, ECTTB, ECTTC	A-Phase, B-Phase, C-Phase echo conversion to trip signal (ECOMM = POTT3)
63	PTA, PTB, PTC	A-Phase, B-Phase, C-Phase permissive trip received (ECOMM = POTT3)
63	PTDRX	Directional permissive trip received (ECOMM = POTT, EPTDIR = Y)
Breaker 1 Failure		
65	BFI3P1	Circuit Breaker 1 three-pole circuit breaker failure initiation
65	BFIA1, BFIB1, BFIC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase circuit breaker failure initiation
65	BFI3PT1	Circuit Breaker 1 extended three-pole extended circuit breaker failure initiation
65	BFIAT1, BFIBT1, BFICT1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase extended circuit breaker failure initiation
66	50FA1, 50FB1, 50FC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase current threshold exceeded
66	RT3P1	Circuit Breaker 1 three-pole retrip
66	RTA1, RTB1, RTC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase retrip
66	RTS3P1	Circuit Breaker 1 current-supervised three-pole retrip
67	RTSA1, RTSB1, RTSC1	Circuit Breaker 1 current-supervised A-Phase, B-Phase, C-Phase retrip
67	RT1	Circuit Breaker 1 retrip
67	FBFA1, FBFB1, FBFC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase circuit breaker failure
67	FBF1	Circuit Breaker 1 circuit breaker failure
68	50R1	Circuit Breaker 1 residual current threshold exceeded
68	BFIN1	Circuit Breaker 1 no current circuit breaker failure initiation
68	NBF1	Circuit Breaker 1 no current circuit breaker failure
68	50LCA1, 50LCB1, 50LCC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase load current threshold exceeded
68	BFILC1	Circuit Breaker 1 load current circuit breaker failure initiation
68	LCBF1	Circuit Breaker 1 load current circuit breaker failure
69	50FOA1, 50FOB1, 50FOC1	Circuit Breaker 1 A-Phase, B-Phase, C-Phase flashover current threshold exceeded
69	BLKFOA1, BLKFOB1, BLK-FOC1	Circuit Breaker 1 block A-Phase, B-Phase, C-Phase flashover detection

Table 11.2 Row List of Relay Word Bits (Sheet 9 of 37)

Row	Name	Bit Description
69	FOA1, FOB1	Circuit Breaker 1 A-Phase, B-Phase flashover detected
70	FOC1	Circuit Breaker 1 C-Phase flashover detected
70	FOBF1	Circuit Breaker 1 flashover detected
70	BFTRIP1	Circuit Breaker 1 failure trip output asserted
70	BFTR1	Circuit breaker failure trip Circuit Breaker 1 (SELOGIC control equation)
70	BFULTR1	Circuit breaker failure unlatch trip Circuit Breaker 1 (SELOGIC control equation)
Breaker 2 Failure		
71	BFI3P2	Circuit Breaker 2 three-pole circuit breaker failure initiation
71	BFIA2, BFIB2, BFIC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase circuit breaker failure initiation
71	BFI3PT2	Circuit Breaker 2 three-pole extended circuit breaker failure initiation
71	BFIAT2, BFIBT2, BFICT2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase extended circuit breaker failure initiation
72	50FA2, 50FB2, 50FC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase current threshold exceeded
72	RT3P2	Circuit Breaker 2 three-pole retrip
72	RTA2, RTB2, RTC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase retrip
72	RTS3P2	Circuit Breaker 2 current-supervised three-pole retrip
73	RTSA2, RTSB2, RTSC2	Circuit Breaker 2 current-supervised A-Phase, B-Phase, C-Phase retrip
73	RT2	Circuit Breaker 2 retrip
73	FBFA2, FBFB2, FBFC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase circuit breaker failure
73	FBF2	Circuit Breaker 2 circuit breaker failure
74	50R2	Circuit Breaker 2 residual current threshold exceeded
74	BFIN2	Circuit Breaker 2 no current circuit breaker failure initiation
74	NBF2	Circuit Breaker 2 no current circuit breaker failure
74	50LCA2, 50LCB2, 50LCC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase load current threshold exceeded
74	BFILC2	Circuit Breaker 2 load current circuit breaker failure initiation
74	LCBF2	Circuit Breaker 2 load current circuit breaker failure
75	50FOA2, 50FOB2, 50FOC2	Circuit Breaker 2 A-Phase, B-Phase, C-Phase flashover current threshold exceeded
75	BLKFOA2, BLKFOB2, BLKFOC2	Circuit Breaker 2 block A-Phase, B-Phase, C-Phase flashover detection
75	FOA2, FOB2	Circuit Breaker 2 A-Phase, B-Phase flashover detected
76	FOC2	Circuit Breaker 2 C-Phase flashover detected
76	FOBF2	Circuit Breaker 2 flashover detected
76	BFTRIP2	Circuit Breaker 2 failure trip output asserted
76	BFTR2	Circuit breaker failure trip, Circuit Breaker 2 (SELOGIC control equation)
76	BFULTR2	Circuit breaker failure unlatch trip, Circuit Breaker 2 (SELOGIC control equation)
52 Status and Open-Phase Detector		
80	B1OPHA, B1OPHB, B1OPHC	Circuit Breaker 1 A-Phase, B-Phase, C-Phase open
80	B2OPHA, B2OPHBC, B2OPHC	Circuit Breaker 2 A-Phase, B-Phase, C-Phase open
80	LOPHA, LOPHB	Line A-Phase, B-Phase open
81	LOPHC	Line C-Phase open
81	SPOA, SPOB, SPOC	A-Phase, B-Phase, C-Phase open
81	SPO	One or two poles open

Table 11.2 Row List of Relay Word Bits (Sheet 10 of 37)

Row	Name	Bit Description
81	3PO	All three poles open
81	27APO, 27BPO	A-Phase, B-Phase undervoltage, pole open
82	27CPO	C-Phase undervoltage, pole open
84	52ACL1, 52BCL1, 52CCL1	Circuit Breaker 1, Pole A, Pole B, Pole C closed
84	52AAL1, 52BAL1, 52CAL1	Circuit Breaker 1, Pole A, Pole B, Pole C alarm
84	52AA1, 52AB1	Circuit Breaker 1, Pole A, Pole B status
85	52AC1	Circuit Breaker 1, Pole C status
85	52ACL2, 52BCL2, 52CCL2	Circuit Breaker 2, Pole A, Pole B, Pole C closed
85	52AAL2, 52BAL2, 52CAL2	Circuit Breaker 2, Pole A, Pole B, Pole C alarm
86	52AA2, 52AB2, 52AC2	Circuit Breaker 2, Pole A, Pole B, Pole C status
Breaker Monitor 1		
87	BM1TRPA, BM1TRPB, BM1TRPC	Circuit breaker monitor A-Phase, B-Phase, C-Phase trip, Circuit Breaker 1 (SELOGIC control equation)
87	BM1CLSA, BM1CLSB, BM1CLSC	Circuit breaker monitor A-Phase, B-Phase, C-Phase close, Circuit Breaker 1 (SELOGIC control equation)
87	B1BCWAL	Circuit Breaker 1 contact wear monitor alarm
87	B1MRTIN	Motor run-time contact input, Circuit Breaker 1 (SELOGIC control equation)
88	B1MSOAL	Circuit Breaker 1 mechanical slow operation alarm
88	B1ESOAL	Circuit Breaker 1 electrical slow operation alarm
88	B1PSAL	Circuit Breaker 1 pole scatter alarm
88	B1PDAL	Circuit Breaker 1 pole discrepancy alarm
88	B1BITAL	Circuit Breaker 1 inactivity time alarm
88	B1MRTAL	Circuit Breaker 1 motor running time alarm
88	B1KAIAL	Circuit Breaker 1 interrupted current alarm
89	BM2TRPA, BM2TRPB, BM2TRPC	Circuit breaker monitor A-Phase, B-Phase, C-Phase trip, Circuit Breaker 2 (SELOGIC control equation)
89	BM2CLSA, BM2CLSB, BM2CLSC	Circuit breaker monitor A-Phase, B-Phase, C-Phase close, Circuit Breaker 2 (SELOGIC control equation)
89	B2BCWAL	Circuit Breaker 2 contact wear monitor alarm
89	B2MRTIN	Motor run-time contact input, Circuit Breaker 2 (SELOGIC control equation)
90	B2MSOAL	Circuit Breaker 2 mechanical slow operation alarm
90	B2ESOAL	Circuit Breaker 2 electrical slow operation alarm
90	B2PSAL	Circuit Breaker 2 pole scatter alarm
90	B2PDAL	Circuit Breaker 2 pole discrepancy alarm
90	B2BITAL	Circuit Breaker 2 inactivity time alarm
90	B2MRTAL	Circuit Breaker 2 motor running time alarm
90	B2KAIAL	Circuit Breaker 2 interrupted current alarm
RTD Status Bits		
91	RTD01ST–RTD08ST	RTD status for Channels 1–8
92	RTDIN	State of RTD contact input
92	RTDCOMF	RTD communications failure

Table 11.2 Row List of Relay Word Bits (Sheet 11 of 37)

Row	Name	Bit Description
92	RTDFL	RTD device failure
92	RTD09ST–RTD12ST	RTD status for Channels 9–12
Breaker Control		
93	CC2	Circuit Breaker 2 close command
93	OC2	Circuit Breaker 2 open command
93	CC1	Circuit Breaker 1 close command
93	OC1	Circuit Breaker 1 open command
87L Line Differential		
93	87USAFE	Unreliable differential element input quantities
94	ESTUB	Enable stub bus protection
94	87DTTRX	87L direct transfer trip received and validated
94	87FLSOK	Relay synchronization good enough for fault location purpose
94	87LG	87L zero-sequence element operated
94	87LQ	87L negative-sequence element operated
94	87LA, 87LB, 87LC	A-Phase, B-Phase, C-Phase 87L phase element operated
95	87LPSEC	87L phase element switched to high security settings
95	87LQSEC	87L negative-sequence element switched to high security settings
95	87LGSEC	87L zero-sequence element switched to high security settings
95	87LUA, 87LUB, 87LUC	87L phase element, unrestrained (high-set) overcurrent element operated in the A-Phase, B-Phase, C-Phase (with in-line transformer, only)
95	87LU	87L phase element, unrestrained (high-set) overcurrent element operated in any phase (with in-line transformer, only)
95	87DD	Disturbance detected (local and remote)
96	87L50A, 87L50B, 87L50C	87L phase element, A-Phase, B-Phase, C-Phase overcurrent supervision picked up
96	87L50Q	87L negative-sequence element, overcurrent supervision picked up
96	87L50G	87L zero-sequence element, overcurrent supervision picked up
96	87EFDL	External fault detected at the local terminal
96	87EFDR	External fault detected by one of the remote terminals
96	87EFD	External fault detected in a vicinity of the protected line
97	87DDL	Disturbance detected in local 87L currents or LINEV voltages
97	87DDR	Disturbance detected in remote currents
97	87CCC	Charging current compensation applied to local terminal currents using the local voltage
97	87CCB	Best possible charging current compensation
97	87CCD	Charging current compensation degraded
97	87CCU	Charging current compensation unavailable
97	87CTWL	Terminal W included in 87L element
97	87CTXL	Terminal X included in 87L element
98	87MTR	The 87L function is in the master mode; the differential current is calculated.
98	87SLV	The 87L function is in the outstation mode; the differential current is not calculated, but the 87L function is operational owing to the 87 DTT.
98	87LST	The 87L function is not available (is lost). The relay is not in the master mode and will not trip via 87 DTT because the DTT is disabled, or none of the connected relays is in the master mode.

Table 11.2 Row List of Relay Word Bits (Sheet 12 of 37)

Row	Name	Bit Description
98	87CH1OK, 87CH2OK, 87CH3OK	Communication on Channel 1–3 is OK
98	87SYNH	The 87L system synchronized with high precision
98	87SYNL	Synchronization of the 87L system potentially degraded
99	87HSB	Hot stand-by channel switch (if deasserted the 87PCH used; if asserted, the other channel is used)
99	87CH1T, 87CH2T, 87CH3T	Maximum channel delay alarm for Channel 1–3
99	87CH1DT, 87CH2DT, 87CH3DT	Step change in the round-trip alarm for Channel 1–3
99	87TEST	87L function in a test mode
Local Bits		
100	LB01–LB08	Local Bits 1–8
101	LB09–LB16	Local Bits 9–16
102	LB17–LB24	Local Bits 17–24
103	LB25–LB32	Local Bits 25–32
Remote Bits Start		
104	RB25–RB32	Remote Bits 25–32
105	RB17–RB24	Remote Bits 17–24
106	RB09–RB16	Remote Bits 9–16
107	RB01–RB08	Remote Bits 1–8
Inverse-Time Overcurrent Elements (Continued)		
108	51TC01	Inverse-time Element 01 enabled
108	51R01	Inverse-time Element 01 reset
108	51MM01	Inverse-time Element 01 pickup setting outside of specified limits
108	51TM01	Inverse-time Element 01 time dial setting outside of specified limits
108	51TC02	Inverse-time Element 02 enabled
108	51R02	Inverse-time Element 02 reset
108	51MM02	Inverse-time Element 02 pickup setting outside of specified limits
108	51TM02	Inverse-time Element 02 time dial setting outside of specified limits
109	51TC03	Inverse-time Element 03 enabled
109	51R03	Inverse-time Element 03 reset
109	51MM03	Inverse-time Element 03 pickup setting outside of specified limits
109	51TM03	Inverse-time Element 03 time dial setting outside of specified limits
109	51TC04	Inverse-time Element 04 enabled
109	51R04	Inverse-time Element 04 reset
109	51MM04	Inverse-time Element 04 pickup setting outside of specified limits
109	51TM04	Inverse-time Element 04 time dial setting outside of specified limits
110	51TC05	Inverse-time Element 05 enabled
110	51R05	Inverse-time Element 05 reset
110	51MM05	Inverse-time Element 05 pickup setting outside of specified limits
110	51TM05	Inverse-time Element 05 time dial setting outside of specified limits
110	51TC06	Inverse-time Element 06 enabled

Table 11.2 Row List of Relay Word Bits (Sheet 13 of 37)

Row	Name	Bit Description
110	51R06	Inverse-time Element 06 reset
110	51MM06	Inverse-time Element 06 pickup setting outside of specified limits
110	51TM06	Inverse-time Element 06 time dial setting outside of specified limits
111	51TC07	Inverse-time Element 07 enabled
111	51R07	Inverse-time Element 07 reset
111	51MM07	Inverse-time Element 07 pickup setting outside of specified limits
111	51TM07	Inverse-time Element 07 time dial setting outside of specified limits
111	51TC08	Inverse-time Element 08 enabled
111	51R08	Inverse-time Element 08 reset
111	51MM08	Inverse-time Element 08 pickup setting outside of specified limits
111	51TM08	Inverse-time Element 08 time dial setting outside of specified limits
112	51TC09	Inverse-time Element 09 enabled
112	51R09	Inverse-time Element 09 reset
112	51MM09	Inverse-time Element 09 pickup setting outside of specified limits
112	51TM09	Inverse-time Element 09 time dial setting outside of specified limits
112	51TC10	Inverse-time Element 10 enabled
112	51R10	Inverse-time Element 10 reset
112	51MM10	Inverse-time Element 10 pickup setting outside of specified limits
112	51TM10	Inverse-time Element 10 time dial setting outside of specified limits
87 Line Differential (Continued)		
113	87CH1AM, 87CH2AM	Channel asymmetry alarm for Channel 1–2
113	87CH1LP, 87CH2LP, 87CH3LP	Lost packet alarm for Channel 1–3
113	87CH1NB, 87CH2NB, 87CH3NB	Noise burst detected in Channel 1–3
114	87CH1BR, 87CH2BR, 87CH3BR	Temporary channel breaker detected in Channel 1–3
114	87CH1AL, 87CH2AL, 87CH3AL	Alarm asserted for Channel 1–3
115	E87DTT	Direct transfer trip enabled
115	87DTT1, 87DTT2, 87DTT3	87L direct transfer trip received from remote Terminal 1–3
115	E87LPS	Condition to switch to more conservative 87LP settings
115	E87LQS	Condition to switch to more conservative 87LQ settings
115	E87LGS	Condition to switch to more conservative 87LG settings
115	87LP	87L phase element operated in any phase
116	87DTTI	Differential element distributed trip initiated
116	87STAG, 87STBG, 87STCG	Differential element single-pole trip, A-Phase, B-Phase, C-Phase
116	87SPTS	Differential element single-pole trip selected
116	87CHTRG	Trigger bit for 87L recording
116	87TOK	Internal time suitable for 87L time-based synchronization
116	87OP	87L operated: phase-, ground-, negative-sequence
117	87TESTL	The 87L test has been initiated in the local relay

Table 11.2 Row List of Relay Word Bits (Sheet 14 of 37)

Row	Name	Bit Description
117	87TESTR	The 87L test has been initiated in a remote relay
117	ECH1OUT, ECH2OUT	Conditions to remove Channel 1–2 from service
117	87ROCTU	Open circuit CT not suspected, system appears balanced
117	RSTOCT	Open circuited CT detected
117	87OCTA, 87OCTB	Open circuited CT detected A-Phase, B-Phase
118	87OCTC	Open circuited CT detected C-Phase
118	87OCT	Open circuited CT detected
118	87ROCT	Open circuit CT not suspected in any phase
118	87TST1, 87TST2, 87TST3	Received TEST bit from Channel 1–3 packet
118	87TMSUP	Test mode supervision (SELOGIC equation)
118	87ROCTA	Open circuit CT not suspected in A-Phase
119	87ROCTB, 87ROCTC	Open circuit CT not suspected in B-Phase, C-Phase
119	87TOUT	Monitor 87L element response during 87L testing
119	87ALARM	87L communications quality watchdog alarm
119	87ERR1, 87ERR2	87L watchdog Stage 1–2 operation
119	87LSP	87L spurious pickup
120	87CH1RQ, 87CH2RQ, 87CH3RQ	Channel 1–3 is required
120	87CH1AC, 87CH2AC, 87CH3AC	Channel 1–3 is active
120	87LOOPT	Loopback test in progress
121	87ABK2, 87BBK2, 87CBK2	Second harmonic present in A-Phase, B-Phase, C-Phase differential current
121	87XBK2	Cross-phase second harmonic (second harmonic in any phase)
121	87QB	Harmonic asserted for the 87LQ element (second or fifth-harmonic block in any phase)
121	87ABK5, 87BBK5, 87CBK5	Fifth harmonic present in A-Phase, B-Phase, C-Phase differential current
122	87HBA, 87HBB, 87HBC	Harmonic blocking asserted in A-Phase, B-Phase, C-Phase (permanently asserted if harmonic blocking disabled)
122	87HRA, 87HRB, 87HRC	Fifth- harmonic blocking asserted in A-Phase, B-Phase, C-Phase (permanently asserted if harmonic restraint disabled)
Miscellaneous		
123	PASSDIS	Asserts to indicate password disable jumper is installed
123	BRKENAB	Asserts to indicate breaker control enable jumper is installed
125	RVRS1–RVRS5	Asserts when Global Setting DIR1–DIR5 = R
Power Factor		
126	LG_DPFA, LG_DPFB, LG_DPFC	Lagging A-Phase, B-Phase, C-Phase displacement power factor
126	LG_DPF3	Lagging three-phase displacement power factor
126	LD_DPFA, LD_DPFB, LD_DPFC	Leading A-Phase, B-Phase, C-Phase displacement power factor
126	LD_DPF3	Leading three-phase displacement power factor
127	PFA_OK, PFB_OK, PFC_OK	A-Phase, B-Phase, C-Phase power factor OK
127	PF3_OK	Three-phase power factor OK

Table 11.2 Row List of Relay Word Bits (Sheet 15 of 37)

Row	Name	Bit Description
127	DPFA_OK, DPFB_OK, DPFC_OK	A-Phase, B-Phase, C-Phase displacement power factor OK
127	DPF3_OK	Three-phase displacement power factor OK
Input Elements		
128	IN201–IN208	First optional I/O board Inputs 1–8 (if installed)
129	IN209–IN216	First optional I/O board Inputs 9–16 (if installed)
130	IN217–IN224	First optional I/O board Inputs 17–24 (if installed)
131	IN101–IN107	Main Board Inputs 1–7
132	IN301–IN308	Second optional I/O board Inputs 1–8 (if installed)
133	IN309–IN316	Second optional I/O board Inputs 9–16 (if installed)
134	IN317–IN324	Second optional I/O board Inputs 17–24 (if installed)
136	IN401–IN408	Third optional I/O board Inputs 1–8 (if installed)
137	IN409–IN416	Third optional I/O board Inputs 9–16 (if installed)
138	IN417–IN424	Third optional I/O board Inputs 17–24 (if installed)
Protection SELOGIC Variables		
144	PSV01–PSV08	Protection SELOGIC Variables 1–8
145	PSV09–PSV16	Protection SELOGIC Variables 9–16
146	PSV17–PSV24	Protection SELOGIC Variables 17–24
147	PSV25–PSV32	Protection SELOGIC Variables 25–32
148	PSV33–PSV40	Protection SELOGIC Variables 33–40
149	PSV41–PSV48	Protection SELOGIC Variables 41–48
150	PSV49–PSV56	Protection SELOGIC Variables 49–56
151	PSV57–PSV64	Protection SELOGIC Variables 57–64
Protection SELOGIC Latches		
152	PLT01–PLT08	Protection Latches 1–8
153	PLT09–PLT16	Protection Latches 9–16
154	PLT17–PLT24	Protection Latches 17–24
155	PLT25–PLT32	Protection Latches 25–32
Protection SELOGIC Conditioning Timers		
156	PCT01Q–PCT08Q	Protection conditioning Timers 1–8 output
157	PCT09Q–PCT16Q	Protection conditioning Timers 9–16 output
158	PCT17Q–PCT24Q	Protection conditioning Timers 17–24 output
159	PCT25Q–PCT32Q	Protection conditioning Timers 25–32 output
Protection SELOGIC Sequencing Timers		
160	PST01Q–PST08Q	Protection sequencing Timers 1–8 output
161	PST09Q–PST16Q	Protection sequencing Timers 9–16 output
162	PST17Q–PST24Q	Protection sequencing Timers 17–24 output
163	PST25Q–PST32Q	Protection sequencing Timers 25–32 output
164	PST01R–PST08R	Protection sequencing Timers 1–8 reset
165	PST09R–PST16R	Protection sequencing Timers 9–16 reset

Table 11.2 Row List of Relay Word Bits (Sheet 16 of 37)

Row	Name	Bit Description
166	PST17R–PST24R	Protection sequencing Timers 17–24 reset
167	PST25R–PST32R	Protection sequencing Timers 25–32 reset
Protection SELOGIC Counters		
168	PCN01Q–PCN08Q	Protection Counters 1–8 output
169	PCN09Q–PCN16Q	Protection Counters 9–16 output
170	PCN17Q–PCN24Q	Protection Counters 17–24 output
171	PCN25Q–PCN32Q	Protection Counters 25–32 output
172	PCN01R–PCN08R	Protection Counters 1–8 reset
173	PCN09R–PCN16R	Protection Counters 9–16 reset
174	PCN17R–PCN24R	Protection Counters 17–24 reset
175	PCN25R–PCN32R	Protection Counters 25–32 reset
Automation SELOGIC Variables		
176	ASV001–ASV008	Automation SELOGIC Variables 1–8
177	ASV009–ASV016	Automation SELOGIC Variables 9–16
178	ASV017–ASV024	Automation SELOGIC Variables 17–24
179	ASV025–ASV032	Automation SELOGIC Variables 25–32
180	ASV033–ASV040	Automation SELOGIC Variables 33–40
181	ASV041–ASV048	Automation SELOGIC Variables 41–48
182	ASV049–ASV056	Automation SELOGIC Variables 49–56
183	ASV057–ASV064	Automation SELOGIC Variables 57–64
184	ASV065–ASV072	Automation SELOGIC Variables 65–72
185	ASV073–ASV080	Automation SELOGIC Variables 73–80
186	ASV081–ASV088	Automation SELOGIC Variables 81–88
187	ASV089–ASV096	Automation SELOGIC Variables 89–96
188	ASV097–ASV104	Automation SELOGIC Variables 97–104
189	ASV105–ASV112	Automation SELOGIC Variables 105–112
190	ASV113–ASV120	Automation SELOGIC Variables 113–120
191	ASV121–ASV128	Automation SELOGIC Variables 121–128
192	ASV129–ASV136	Automation SELOGIC Variables 129–136
193	ASV137–ASV144	Automation SELOGIC Variables 137–144
194	ASV145–ASV152	Automation SELOGIC Variables 145–152
195	ASV153–ASV160	Automation SELOGIC Variables 153–160
196	ASV161–ASV168	Automation SELOGIC Variables 161–168
197	ASV169–ASV176	Automation SELOGIC Variables 169–176
198	ASV177–ASV184	Automation SELOGIC Variables 177–184
199	ASV185–ASV192	Automation SELOGIC Variables 185–192
200	ASV193–ASV200	Automation SELOGIC Variables 193–200
201	ASV201–ASV208	Automation SELOGIC Variables 201–208
202	ASV209–ASV216	Automation SELOGIC Variables 209–216
203	ASV217–ASV224	Automation SELOGIC Variables 217–224
204	ASV225–ASV232	Automation SELOGIC Variables 225–232

Table 11.2 Row List of Relay Word Bits (Sheet 17 of 37)

Row	Name	Bit Description
205	ASV233–ASV240	Automation SELOGIC Variables 233–240
206	ASV241–ASV248	Automation SELOGIC Variables 241–248
207	ASV249–ASV256	Automation SELOGIC Variables 249–256
Automation SELOGIC Latches		
208	ALT01–ALT08	Automation Latches 1–8
209	ALT09–ALT16	Automation Latches 9–16
210	ALT17–ALT24	Automation Latches 17–24
211	ALT25–ALT32	Automation Latches 25–32
Automation Sequencing Timers		
212	AST01Q–AST08Q	Automation sequencing Timers 1–8 output
213	AST09Q–AST16Q	Automation sequencing Timers 9–16 output
214	AST17Q–AST24Q	Automation sequencing Timers 17–24 output
215	AST25Q–AST32Q	Automation sequencing Timers 25–32 output
216	AST01R–AST08R	Automation sequencing Timers 1–8 reset
217	AST09R–AST16R	Automation sequencing Timers 9–16 reset
218	AST17R–AST24R	Automation sequencing Timers 17–24 reset
219	AST25R–AST32R	Automation sequencing Timers 25–32 reset
Automation SELOGIC Counters		
220	ACN01Q–ACN08Q	Automation Counters 1–8 output
221	ACN09Q–ACN16Q	Automation Counters 9–16 output
222	ACN17Q–ACN24Q	Automation Counters 17–24 output
223	ACN25Q–ACN32Q	Automation Counters 25–32 output
224	ACN01R–ACN08R	Automation Counters 1–8 reset
225	ACN09R–ACN16R	Automation Counters 9–16 reset
226	ACN17R–ACN24R	Automation Counters 17–24 reset
227	ACN25R–ACN32R	Automation Counters 25–32 reset
SELOGIC Error and Status Reporting		
228	PUNRLBL	Protection SELOGIC control equation unresolved label
228	PFRTEX	Protection SELOGIC control equation first execution
228	MATHERR	SELOGIC control equation math error
228	AUNRLBL	Automation SELOGIC control equation unresolved label
228	AFRTEXP	Automation SELOGIC control equation first execution after protection settings change, group switch, or source switch selection
228	AFRTEXA	Automation SELOGIC control equation first execution after automation settings change
Alarms		
229	SALARM	Software alarm
229	HALARM	Hardware alarm
229	BADPASS	Invalid password attempt alarm
229	HALARML	Latched alarm for diagnostic failures
229	HALARMP	Pulsed alarm for diagnostic warnings
229	HALARMA	Pulse stream for unacknowledged diagnostic warnings

Table 11.2 Row List of Relay Word Bits (Sheet 18 of 37)

Row	Name	Bit Description
229	SETCHG	Pulsed alarm for settings changes
229	GRPSW	Pulsed alarm for group switches
230	ACCESS	A user is logged-in at Access Level B or above
230	ACCESSP	Pulsed alarm for logins to Access Level B or above
Under/Overvoltage		
231	27TC1–27TC6	Undervoltage Elements 1–6 torque control asserted
231	271P1–272P1	Undervoltage Elements 1–2 Level 1 picked up
232	271P1T–274P1T	Undervoltage Elements 1–4 Level 1 timed out
232	273P1–276P1	Undervoltage Elements 3–6 Level 1 picked up
233	271P2–276P2	Undervoltage Elements 1–6, Level 2 picked up
233	275P1T–276P1T	Undervoltage Elements 5–6, Level 1 timed out
234	59TC1–59TC6	Overvoltage Elements 1–6 torque control asserted
234	591P1–592P1	Overvoltage Elements 1–2, Level 1 picked up
235	593P1–596P1	Overvoltage Elements 3–6, Level 1 picked up
235	591P1T–594P1T	Overvoltage Elements 1–4 Level 1 timed out
236	591P2–596P2	Overvoltage Elements 1–6, Level 2 picked up
236	595P1T–596P1T	Overvoltage Elements 5–6 Level 1 timed out
Target Logic Bits		
237	PHASE_A	Indicates an A-Phase fault
237	PHASE_B	Indicates a B-Phase fault
237	PHASE_C	Indicates a C-Phase fault
237	GROUND	Indicates a ground fault
237	BK1BFT	Indicates Circuit Breaker 1 breaker failure trip
237	BK2BFT	Indicates Circuit Breaker 2 breaker failure trip
237	TRGTR	Reset all active target Relay Words
Pushbuttons and Outputs		
238	PB1–PB8	Pushbutton 1–8
240	OUT201–OUT208	Optional I/O Board 1 Outputs 1–8 (if installed)
241	OUT209–OUT216	Optional I/O Board 1 Outputs 9–16 (if installed)
242	OUT301–OUT308	Optional I/O Board 2 Outputs 1–8 (if installed)
243	OUT309–OUT316	Optional I/O Board 2 Outputs 9–16 (if installed)
244	OUT401–OUT408	Optional I/O Board 3 Outputs 1–8 (if installed)
245	OUT409–OUT416	Optional I/O Board 3 Outputs 9–16 (if installed)
Pushbuttons		
248	PB1_PUL–PB8_PUL	Pushbuttons 1–8 pulse (on for one processing interval when button is pushed)
Pushbutton LED Bits		
252	PB1_LED–PB8_LED	Pushbuttons 1–8 LED
Data Reset Bits		
253	RST_DEM	Reset demand metering
253	RST_PDM	Reset peak demand metering
253	RST_ENE	Reset energy metering data

Table 11.2 Row List of Relay Word Bits (Sheet 19 of 37)

Row	Name	Bit Description
253	RSTMML	Reset max/min line (SELOGIC control equation)
253	RSTMMB1	Reset max/min Circuit Breaker 1 (SELOGIC control equation)
253	RSTMMB2	Reset max/min Circuit Breaker 2 (SELOGIC control equation)
253	RST_BK1–RST_BK2	Reset Circuit Breaker 1–2 monitor
254	RST_BAT	Reset battery monitoring (SELOGIC control equation)
254	RSTFLOC	Reset fault locator (SELOGIC control equation)
254	RSTDNPE	Reset DNP fault summary data (SELOGIC control equation)
254	RST_79C	Reset recloser shot count accumulators (SELOGIC control equation)
254	RSTTRGT	Target reset (SELOGIC control equation)
254	RST_HAL	Reset warning alarm processing
MIRRORED BITS		
255	RMB1A–RMB8A	Channel A receive MIRRORED BITS 1–8
256	TMB1A–TMB8A	Channel A transmit MIRRORED BITS 1–8
257	RMB1B–RMB8B	Channel B receive MIRRORED BITS 1–8
258	TMB1B–TMB8B	Channel B transmit MIRRORED BITS 1–8
259	ROKA	Normal MIRRORED BITS communications Channel A status while not in loopback mode
259	RBADA	Outage too long on MIRRORED BITS communications Channel A
259	CBADA	Unavailability threshold exceeded for MIRRORED BITS communications Channel A
259	LBOKA	Normal MIRRORED BITS communications Channel A status while in loopback mode
259	ANOKA	Analog transfer OK on MIRRORED BITS communications Channel A
259	DOKA	Normal MIRRORED BITS communications Channel A status
260	ROKB	Normal MIRRORED BITS communications Channel B status while not in loopback mode
260	RBADB	Outage too long on MIRRORED BITS communications Channel B
260	CBADB	Unavailability threshold exceeded for MIRRORED BITS communications Channel B
260	LBOKB	Normal MIRRORED BITS communications Channel B status while in loopback mode
260	ANOKB	Analog transfer OK on MIRRORED BITS communications Channel B
260	DOKB	Normal MIRRORED BITS communications Channel B status
Virtual Bits		
264	VB249–VB256	Virtual Bits 249–256
265	VB241–VB248	Virtual Bits 241–248
266	VB233–VB240	Virtual Bits 233–240
267	VB225–VB232	Virtual Bits 225–232
268	VB217–VB224	Virtual Bits 217–224
269	VB209–VB216	Virtual Bits 209–216
270	VB201–VB208	Virtual Bits 201–208
271	VB193–VB200	Virtual Bits 193–200
272	VB185–VB192	Virtual Bits 185–192
273	VB177–VB184	Virtual Bits 177–184
274	VB169–VB176	Virtual Bits 169–176
275	VB161–VB168	Virtual Bits 161–168
276	VB153–VB160	Virtual Bits 153–160

Table 11.2 Row List of Relay Word Bits (Sheet 20 of 37)

Row	Name	Bit Description
277	VB145–VB152	Virtual Bits 145–152
278	VB137–VB144	Virtual Bits 137–144
279	VB129–VB136	Virtual Bits 129–136
280	VB121–VB128	Virtual Bits 121–128
281	VB113–VB120	Virtual Bits 113–120
282	VB105–VB112	Virtual Bits 105–112
283	VB097–VB104	Virtual Bits 097–104
284	VB089–VB096	Virtual Bits 089–096
285	VB081–VB088	Virtual Bits 081–088
286	VB073–VB080	Virtual Bits 073–080
287	VB065–VB072	Virtual Bits 065–072
288	VB057–VB064	Virtual Bits 057–064
289	VB049–VB056	Virtual Bits 049–056
290	VB041–VB048	Virtual Bits 041–048
291	VB033–VB040	Virtual Bits 033–040
292	VB025–VB032	Virtual Bits 025–032
293	VB017–VB024	Virtual Bits 017–024
294	VB009–VB016	Virtual Bits 009–016
295	VB001–VB008	Virtual Bits 001–008
Full-Cycle Mho & Quad Ground Distance		
296	XAG1F, XBG1F, XCG1F	Zone 1 filtered quad A-Phase, B-Phase, C-Phase-to-ground element
296	MAG1F, MBG1F, MCG1F	Zone 1 filtered mho A-Phase, B-Phase, C-Phase-to-ground element
296	MBG2F	Zone 2 filtered B-Phase-to-ground mho element asserted
296	MAG2F	Zone 2 filtered mho A-Phase-to-ground element
297	XAG2F, XBG2F, XCG2F	Zone 2 filtered quad A-Phase, B-Phase, C-Phase-to-ground element
297	MCG2F	Zone 2 filtered mho C-Phase-to-ground element
297	XAG3F	Zone 3 filtered quad A-Phase-to-ground element
297	MAG3F, MBG3F, MCG3F	Zone 3 filtered mho A-Phase, B-Phase, C-Phase-to-ground element
298	XBG3F, XCG3F	Zone 3 filtered quad B- C-Phase-to-ground element
298	XAG4F, XBG4F, XCG4F	Zone 4 filtered quad A-Phase, B-Phase, C-Phase-to-ground element
298	MAG4F, MBG4F, MCG4F	Zone 4 filtered mho A-Phase, B-Phase, C-Phase-to-ground element
299	XAG5F, XBG5F, XCG5F	Zone 5 filtered quad A-Phase, B-Phase, C-Phase-to-ground element
299	MAG5F, MBG5F, MCG5F	Zone 5 filtered mho A-Phase, B-Phase, C-Phase-to-ground element
300	XCA1F	Zone 1 filtered quad CA phase element
300	XBC1F	Zone 1 filtered quad BC phase element
300	XAB1F	Zone 1 filtered quad AB phase element
300	MCA1F	Zone 1 filtered mho CA phase element
300	MBC1F	Zone 1 filtered mho BC phase element
300	MAB1F	Zone 1 filtered mho AB phase element
300	MBC2F	Zone 2 filtered mho BC phase element
300	MAB2F	Zone 2 filtered mho AB phase element

Table 11.2 Row List of Relay Word Bits (Sheet 21 of 37)

Row	Name	Bit Description
301	XCA2F	Zone 2 filtered quad CA phase element
301	XBC2F	Zone 2 filtered quad BC phase element
301	XAB2F	Zone 2 filtered quad AB phase element
301	MCA2F	Zone 2 filtered mho CA phase element
301	XAB3F	Zone 3 filtered quad AB phase element
301	MCA3F	Zone 3 filtered mho CA phase element
301	MBC3F	Zone 3 filtered mho BC phase element
301	MAB3F	Zone 3 filtered mho AB phase element
302	XCA3F	Zone 3 filtered quad CA phase element
302	XBC3F	Zone 3 filtered quad BC phase element
302	XCA4F	Zone 4 filtered quad CA phase element
302	XBC4F	Zone 4 filtered quad BC phase element
302	XAB4F	Zone 4 filtered quad AB phase element
302	MCA4F	Zone 4 filtered mho CA phase element
302	MBC4F	Zone 4 filtered mho BC phase element
302	MAB4F	Zone 4 filtered mho AB phase element
303	XCA5F	Zone 5 filtered quad CA phase element
303	XBC5F	Zone 5 filtered quad BC phase element
303	XAB5F	Zone 5 filtered quad AB phase element
303	MCA5F	Zone 5 filtered mho CA phase element
303	MBC5F	Zone 5 filtered mho BC phase element
303	MAB5F	Zone 5 filtered mho AB phase element
High-Speed Mho & Quad Ground Distance		
304	MCG1H[a]	High-speed Zone 1 mho CG ground element
304	MBG1H[a]	High-speed Zone 1 mho BG ground element
304	MAG1H[a]	High-speed Zone 1 mho AG ground element
304	MCG2H[a]	High-speed Zone 2 mho CG ground element
304	MBG2H[a]	High-speed Zone 2 mho BG ground element
304	MAG2H[a]	High-speed Zone 2 mho AG ground element
304	MBG3H[a]	High-speed Zone 3 mho BG ground element
304	MAG3H[a]	High-speed Zone 3 mho AG ground element
305	XCG1H[a]	High-speed Zone 1 quad CG ground element
305	XBG1H[a]	High-speed Zone 1 quad BG ground element
305	XAG1H[a]	High-speed Zone 1 quad AG ground element
305	XCG2H[a]	High-speed Zone 2 quad CG ground element
305	XBG2H[a]	High-speed Zone 2 quad BG ground element
305	XAG2H[a]	High-speed Zone 2 quad AG ground element
305	XAG3H[a]	High-speed Zone 3 high-speed quad AG ground element
305	MCG3H[a]	High-speed Zone 3 mho CG ground element
306	XCG3H[a]	High-speed Zone 3 quad CG ground element
306	XBG3H[a]	High-speed Zone 3 quad BG ground element

Table 11.2 Row List of Relay Word Bits (Sheet 22 of 37)

Row	Name	Bit Description
307	HSDGF	Ground fault, high-speed forward directional element
307	HSDGR	Ground fault, high-speed reverse directional element
307	HSDQF	Phase-to-phase fault, high-speed forward directional element
307	HSDQR	Phase-to-phase fault, high-speed reverse directional element
High-Speed Mho & Quad Phase Distance		
308	MCA1H[a]	High-speed Zone 1 mho CA phase element
308	MBC1H[a]	High-speed Zone 1 mho BC phase element
308	MAB1H[a]	High-speed Zone 1 mho AB phase element
308	MCA2H[a]	High-speed Zone 2 mho CA phase element
308	MBC2H[a]	High-speed Zone 2 mho BC phase element
308	MAB2H[a]	High-speed Zone 2 mho AB phase element
308	MBC3H[a]	High-speed Zone 3 mho BC phase element
308	MAB3H[a]	High-speed Zone 3 mho AB phase element
309	XCA1H[a]	High-speed Zone 1 high-speed quad CA phase element
309	XBC1H[a]	High-speed Zone 1 high-speed quad BC phase element
309	XAB1H[a]	High-speed Zone 1 high-speed quad AB phase element
309	XCA2H[a]	High-speed Zone 2 high-speed quad CA phase element
309	XBC2H[a]	High-speed Zone 2 high-speed quad BC phase element
309	XAB2H[a]	High-speed Zone 2 high-speed quad AB phase element
309	XAB3H[a]	High-speed Zone 3 high-speed quad AB phase element
309	MCA3H[a]	High-speed Zone 3 mho CA phase element
310	XCA3H[a]	High-speed Zone 3 high-speed quad CA phase element
310	XBC3H[a]	High-speed Zone 3 high-speed quad BC phase element
Synchrophasor SELOGIC Equations/RTC Synchrophasor Status Bits		
311	PMTEST	Synchrophasor test mode
311	PMTRIG	Trigger (SELOGIC control equation)
311	TREA1–TREA4	Trigger Reason Bit 1–4 (SELOGIC Equation)
311	FROKPM	Synchrophasor frequency
312	EVELOCK	Lock DNP events
312	RTCSEQB	RTC configuration complete, Channel B
312	RTCSEQA	RTC configuration complete, Channel A
312	RTCCFGB	RTC data in sequence, Channel B
312	RTCCFGA	RTC data in sequence, Channel A
313	FSERP5	Fast SER enabled for Serial Port 5
313	RTCDLYB	RTC delay exceeded, Channel B
313	RTCDLYA	RTC delay exceeded, Channel A
313	RTCROK	Valid aligned RTC data available on all enabled channels
313	RTCROKB	Valid aligned RTC data available on Channel B
313	RTCROKA	Valid aligned RTC data available on Channel A
313	RTCENB	Valid remote synchrophasors received on Channel B
313	RTCENA	Valid remote synchrophasors received on Channel A

Table 11.2 Row List of Relay Word Bits (Sheet 23 of 37)

Row	Name	Bit Description
Fast SER Enable Bits and Source Selection Elements		
314	FSERP1–FSERP3	Fast SER enabled for Serial Ports 1–3
314	FSERPF	Fast SER enabled for Serial Port F
314	ALTI	Alternate current source (SELOGIC control equation)
314	ALTV	Alternate voltage source (SELOGIC control equation)
314	ALTS2	Alternate synchronism source for Circuit Breaker 2 (SELOGIC control equation)
314	DELAY	Unused
Testing Bits and Signal Profiling		
315	TESTDB2	Communications card database test Bit 2
315	TESTDB	Communications card database test bit
315	TESTFM	Fast meter test bit
315	TESTPUL	Pulse test bit
315	LPHDSIM	IEC 61850 logical node for physical device simulation
315	SPEN	Signal profiling enabled
Time and Date Management and Frequency Calculation		
316	FREQOK	Assert if relay is estimating frequency
316	FREQFZ	Assert if relay is not calculating frequency
316	ALTP11	BK1 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)
316	ALTP12	BK1 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)
316	ALTP21	BK2 Alternate Reference Source Selection Logic 1 (SELOGIC control equation)
316	ALTP22	BK2 Alternate Reference Source Selection Logic 2 (SELOGIC control equation)
316	ALTS1	Alternate synchronism source for BK1 (SELOGIC control equation)
Ethernet Switch		
317	LINK5A–LINK5D	Link status of Port 5A–5D connection
317	LNKFAIL	Link status of the active port
317	LNKFL2	Deasserted if 87L over Ethernet is disabled by settings (i.e., E87CH <> 2E, 3E, or 4E). Set to 1 if link status of active 87L or Sampled Value port is down.
318	P5ASEL–P5DSEL	Port 5A–5D active/inactive
Settings Group Bits		
319	SG1–SG6	Setting Groups 1–6 active
319	CHSG	Settings group change
IRIG-B Control Bits, Time-Error Calculation Bits and SNTP Bits		
320	YEAR80	IRIG-B year information, binary-coded decimal, add 80 if asserted
320	YEAR40	IRIG-B year information, binary-coded decimal, add 40 if asserted
320	YEAR20	IRIG-B year information, binary-coded decimal, add 20 if asserted
320	YEAR10	IRIG-B year information, binary-coded decimal, add 10 if asserted
320	YEAR8	IRIG-B year information, binary-coded decimal, add 8 if asserted
320	YEAR4	IRIG-B year information, binary-coded decimal, add 4 if asserted
320	YEAR2	IRIG-B year information, binary-coded decimal, add 2 if asserted
320	YEAR1	IRIG-B year information, binary-coded decimal, add 1 if asserted
321	TUTCH	Offset half-hour from UTC time, binary, add 0.5 if asserted

Table 11.2 Row List of Relay Word Bits (Sheet 24 of 37)

Row	Name	Bit Description
321	TUTC8	Offset hours from UTC time, binary, add 8 if asserted
321	TUTC4	Offset hours from UTC time, binary, add 4 if asserted
321	TUTC2	Offset hours from UTC time, binary, add 2 if asserted
321	TUTC1	Offset hours from UTC time, binary, add 1 if asserted
321	TUTCS	Offset hours sign from UTC time, subtract the UTC offset if TUTCS is asserted, add otherwise
322	DST	Daylight-saving time
322	DSTP	Daylight-saving time pending
322	LPSEC	Direction of the upcoming leap second. During the time that LPSECP is asserted, if LPSEC is asserted, the upcoming leap second is deleted; otherwise, the leap second is added.
322	LPSECP	Leap second pending
322	TQUAL8	Time quality, binary, add 8 when asserted
322	TQUAL4	Time quality, binary, add 4 when asserted
322	TQUAL2	Time quality, binary, add 2 when asserted
322	TQUAL1	Time quality, binary, add 1 when asserted
323	LOADTE	Load TECORR Factor (SELOGIC Equation). When a rising-edge is detected, the accumulated time-error value TE is loaded with the TECORR factor (preload value).
323	STALLTE	Stall time-error calculation (SELOGIC equation). When asserted, the time-error calculation is stalled, or frozen.
323	PLDTE	Asserts for approximately 1.5 cycles when the TEC command is used to load a new time-error correction factor (preload value) into the TECORR analog quantity.
323	TSNTPP	Relay time is based on SNTP using primary server
323	TSNTPB	Relay time is based on SNTP using backup server
Pushbuttons, Pushbutton LEDs, and Target LEDs for new HMI		
324	TLED_17–TLED_24	Target LEDs 17–24
325	PB9–PB12	Pushbuttons 9–12
325	PB_TRIP	Auxiliary TRIP pushbutton
325	PB_CLSE	Auxiliary CLOSE pushbutton
326	PB9_LED–PB12LED	Pushbuttons 9–12 LED
326	PB9_PUL–PB12PUL	Pushbuttons 9–12 pulse (on for one processing interval when button is pushed)
Local Control Bits Supervision		
327	LB_SP01–LB_SP08	Local Bits 01–08 supervision (SELOGIC equation)
328	LB_SP09–LB_SP16	Local Bits 09–16 supervision (SELOGIC equation)
329	LB_SP17–LB_SP24	Local Bits 17–24 supervision (SELOGIC equation)
330	LB_SP25–LB_SP32	Local Bits 25–32 supervision (SELOGIC equation)
Local Control Bits Status		
331	LB_DP01–LB_DP08	Local Bits 01–08 status display (SELOGIC equation)
332	LB_DP09–LB_DP16	Local Bits 09–16 status display (SELOGIC equation)
333	LB_DP17–LB_DP24	Local Bits 17–24 status display (SELOGIC equation)
334	LB_DP25–LB_DP32	Local Bits 25–32 status display (SELOGIC equation)
Synchrophasor Configuration Error		
335	SPCER1–SPCER3	Synchrophasor Configuration Error on Port 1–3
335	SPCERF	Synchrophasor Configuration Error on Port F

Table 11.2 Row List of Relay Word Bits (Sheet 25 of 37)

Row	Name	Bit Description
RTC Remote Digital Status		
336	RTCAD01–RTCAD08	RTC remote data bits, Channel A, Bits 01–08
337	RTCAD09–RTCAD16	RTC remote data bits, Channel A, Bits 09–16
338	RTCBD01–RTCBD08	RTC remote data bits, Channel B, Bits 01–08
339	RTCBD09–RTCBD16	RTC remote data bits, Channel B, Bits 09–16
Fast Operate Transmit Bits		
340	FOPF_01–FOPF_08	Fast-operate output control bits for Port F, Bits 01–08
341	FOPF_09–FOPF_16	Fast-operate output control bits for Port F, Bits 09–16
342	FOPF_17–FOPF_24	Fast-operate output control bits for Port F, Bits 17–24
343	FOPF_25–FOPF_32	Fast-operate output control bits for Port F, Bits 25–32
344	FOP1_01–FOP1_08	Fast-operate output control bits for Port 1, Bits 01–08
345	FOP1_09–FOP1_16	Fast-operate output control bits for Port 1, Bits 09–16
346	FOP1_17–FOP1_24	Fast-operate output control bits for Port 1, Bits 17–24
347	FOP1_25–FOP1_32	Fast-operate output control bits for Port 1, Bits 25–32
348	FOP2_01–FOP2_08	Fast-operate output control bits for Port 2, Bits 01–08
349	FOP2_09–FOP2_16	Fast-operate output control bits for Port 2, Bits 09–16
350	FOP2_17–FOP2_24	Fast-operate output control bits for Port 2, Bits 17–24
351	FOP2_25–FOP2_32	Fast-operate output control bits for Port 2, Bits 25–32
352	FOP3_01–FOP3_08	Fast-operate output control bits for Port 3, Bits 01–08
353	FOP3_09–FOP3_16	Fast-operate output control bits for Port 3, Bits 09–16
354	FOP3_17–FOP3_24	Fast-operate output control bits for Port 3, Bits 17–24
355	FOP3_25–FOP3_32	Fast-operate output control bits for Port 3, Bits 25–32
Bay Control Disconnect Status		
356	89AM01	Disconnect 1 N/O auxiliary contact
356	89BM01	Disconnect 1 N/C Auxiliary contact
356	89CL01	Disconnect 1 closed
356	89OPN01	Disconnect 1 open
356	89OIP01	Disconnect 1 operation in progress
356	89AL01	Disconnect 1 alarm
356	89AL	Any disconnect alarm
357	89AM02	Disconnect 2 N/O auxiliary contact
357	89BM02	Disconnect 2 N/C auxiliary contact
357	89CL02	Disconnect 2 closed
357	89OPN02	Disconnect 2 open
357	89OIP02	Disconnect 2 operation in progress
357	89AL02	Disconnect 2 alarm
357	89OIP	Any disconnect operation in progress
358	89AM03	Disconnect 3 N/O auxiliary contact
358	89BM03	Disconnect 3 N/C auxiliary contact
358	89CL03	Disconnect 3 closed
358	89OPN03	Disconnect 3 open

Table 11.2 Row List of Relay Word Bits (Sheet 26 of 37)

Row	Name	Bit Description
358	89OIP03	Disconnect 3 operation in progress
358	89AL03	Disconnect 3 alarm
358	LOCAL	Local front-panel control
359	89AM04	Disconnect 4 N/O auxiliary contact
359	89BM04	Disconnect 4 N/C auxiliary contact
359	89CL04	Disconnect 4 closed
359	89OPN04	Disconnect 4 open
359	89OIP04	Disconnect 4 operation in progress
359	89AL04	Disconnect 4 alarm
360	89AM05	Disconnect 5 N/O auxiliary contact
360	89BM05	Disconnect 5 N/C auxiliary contact
360	89CL05	Disconnect 5 closed
360	89OPN05	Disconnect 5 open
360	89OIP05	Disconnect 5 operation in progress
360	89AL05	Disconnect 5 alarm
361	89AM06	Disconnect 6 N/O auxiliary contact
361	89BM06	Disconnect 6 N/C auxiliary contact
361	89CL06	Disconnect 6 closed
361	89OPN06	Disconnect 6 open
361	89OIP06	Disconnect 6 operation in progress
361	89AL06	Disconnect 6 alarm
362	89AM07	Disconnect 7 N/O auxiliary contact
362	89BM07	Disconnect 7 N/C auxiliary contact
362	89CL07	Disconnect 7 closed
362	89OPN07	Disconnect 7 open
362	89OIP07	Disconnect 7 operation in progress
362	89AL07	Disconnect 7 alarm
363	89AM08	Disconnect 8 N/O auxiliary contact
363	89BM08	Disconnect 8 N/C auxiliary contact
363	89CL08	Disconnect 8 closed
363	89OPN08	Disconnect 8 open
363	89OIP08	Disconnect 8 operation in progress
363	89AL08	Disconnect 8 alarm
364	89AM09	Disconnect 9 N/O auxiliary contact
364	89BM09	Disconnect 9 N/C auxiliary contact
364	89CL09	Disconnect 9 closed
364	89OPN09	Disconnect 9 open
364	89OIP09	Disconnect 9 operation in progress
364	89AL09	Disconnect 9 alarm
365	89AM10	Disconnect 10 N/O auxiliary contact
365	89BM10	Disconnect 10 N/C auxiliary contact

Table 11.2 Row List of Relay Word Bits (Sheet 27 of 37)

Row	Name	Bit Description
365	89CL10	Disconnect 10 closed
365	89OPN10	Disconnect 10 open
365	89OIP10	Disconnect 10 operation in progress
365	89AL10	Disconnect 10 alarm
Bay Control Disconnect Bus-Zone Compliant		
366	89CLB01–89CLB08	Disconnect 1–8 bus-zone protection
367	89CLB09–89CLB10	Disconnect 9–10 bus-zone protection
Bay Control Disconnect Control		
368	89OC01	ASCII open Disconnect 1 command
368	89CC01	ASCII close Disconnect 1 command
368	89OCM01	Mimic Disconnect 1 open control
368	89CCM01	Mimic Disconnect 1 close control
368	89OPE01	Disconnect open 1 output
368	89CLS01	Disconnect close 1 output
368	89OCN01	Open Disconnect 1
368	89CCN01	Close Disconnect 1
369	89OC02	ASCII open Disconnect 2 command
369	89CC02	ASCII close Disconnect 2 command
369	89OCM02	Mimic Disconnect 2 open control
369	89CCM02	Mimic Disconnect 2 close control
369	89OPE02	Disconnect open 2 output
369	89CLS02	Disconnect close 2 output
369	89OCN02	Open Disconnect 2
369	89CCN02	Close Disconnect 2
370	89OC03	ASCII open Disconnect 3 command
370	89CC03	ASCII close Disconnect 3 command
370	89OCM03	Mimic Disconnect 3 open control
370	89CCM03	Mimic Disconnect 3 close control
370	89OPE03	Disconnect open 3 output
370	89CLS03	Disconnect close 3 output
370	89OCN03	Open Disconnect 3
370	89CCN03	Close Disconnect 3
371	89OC04	ASCII open Disconnect 4 command
371	89CC04	ASCII close Disconnect 4 command
371	89OCM04	Mimic Disconnect 4 open control
371	89CCM04	Mimic Disconnect 4 close control
371	89OPE04	Disconnect open 4 output
371	89CLS04	Disconnect close 4 output
371	89OCN04	Open Disconnect 4
371	89CCN04	Close Disconnect 4
372	89OC05	ASCII open Disconnect 5 command

Table 11.2 Row List of Relay Word Bits (Sheet 28 of 37)

Row	Name	Bit Description
372	89CC05	ASCII close Disconnect 5 command
372	89OCM05	Mimic Disconnect 5 open control
372	89CCM05	Mimic Disconnect 5 close control
372	89OPE05	Disconnect open 5 output
372	89CLS05	Disconnect close 5 output
372	89OCN05	Open Disconnect 5
372	89CCN05	Close Disconnect 5
373	89OC06	ASCII open Disconnect 6 command
373	89CC06	ASCII close Disconnect 6 command
373	89OCM06	Mimic Disconnect 6 open control
373	89CCM06	Mimic Disconnect 6 close control
373	89OPE06	Disconnect open 6 output
373	89CLS06	Disconnect close 6 output
373	89OCN06	Open Disconnect 6
373	89CCN06	Close Disconnect 6
374	89OC07	ASCII open Disconnect 7 command
374	89CC07	ASCII close Disconnect 7 command
374	89OCM07	Mimic Disconnect 7 open control
374	89CCM07	Mimic Disconnect 7 close control
374	89OPE07	Disconnect open 7 output
374	89CLS07	Disconnect close 7 output
374	89OCN07	Open Disconnect 7
374	89CCN07	Close Disconnect 7
375	89OC08	ASCII open Disconnect 8 command
375	89CC08	ASCII close Disconnect 8 command
375	89OCM08	Mimic Disconnect 8 open control
375	89CCM08	Mimic Disconnect 8 close control
375	89OPE08	Disconnect open 8 output
375	89CLS08	Disconnect close 8 output
375	89OCN08	Open Disconnect 8
375	89CCN08	Close Disconnect 8
376	89OC09	ASCII open Disconnect 9 command
376	89CC09	ASCII close Disconnect 9 command
376	89OCM09	Mimic Disconnect 9 open control
376	89CCM09	Mimic Disconnect 9 close control
376	89OPE09	Disconnect open 9 output
376	89CLS09	Disconnect close 9 output
376	89OCN09	Open Disconnect 9
376	89CCN09	Close Disconnect 9
377	89OC10	ASCII open Disconnect 10 command
377	89CC10	ASCII close Disconnect 10 command

Table 11.2 Row List of Relay Word Bits (Sheet 29 of 37)

Row	Name	Bit Description
377	89OCM10	Mimic Disconnect 10 open control
377	89CCM10	Mimic Disconnect 10 close control
377	89OPE10	Disconnect open 10 output
377	89CLS10	Disconnect close 10 output
377	89OCN10	Open Disconnect 10
377	89CCN10	Close Disconnect 10
Bay Control Disconnect Timers and Breaker Status		
378	89CBL01	Disconnect 01 close block
378	89OSI01	Disconnect 01 open seal-in timer timed out
378	89CSI01	Disconnect 01 close seal-in timer timed out
378	89OIR01	Disconnect 01 open immobility timer reset
378	89CIR01	Disconnect 01 close immobility timer reset
378	89OBL01	Disconnect 01 open block
378	89ORS01	Disconnect 01 open reset
378	89CRS01	Disconnect 01 close reset
379	89OIM01	Disconnect 01 open immobility timer timed out
379	89CIM01	Disconnect 01 close immobility timer timed out
379	521CLSM	Breaker 1 closed
379	521_ALM	Breaker 1 status alarm
379	522CLSM	Breaker 2 closed
379	522_ALM	Breaker 2 status alarm
379	523CLSM	Breaker 3 closed
379	523_ALM	Breaker 3 status alarm
380	89CBL02	Disconnect 02 close block
380	89OSI02	Disconnect 02 open seal-in timer timed out
380	89CSI02	Disconnect 02 close seal-in timer timed out
380	89OIR02	Disconnect 02 open immobility timer reset
380	89CIR02	Disconnect 02 close immobility timer reset
380	89OBL02	Disconnect 02 open block
380	89ORS02	Disconnect 02 open reset
380	89CRS02	Disconnect 02 close reset
381	89OIM02	Disconnect 02 open immobility timer timed out
381	89CIM02	Disconnect 02 close immobility timer timed out
381	89CBL03	Disconnect 03 close block
381	89OSI03	Disconnect 03 open seal-in timer timed out
381	89CSI03	Disconnect 03 close seal-in timer timed out
381	89OIR03	Disconnect 03 open immobility timer reset
382	89CIR03	Disconnect 03 close immobility timer reset
382	89OBL03	Disconnect 03 open block
382	89ORS03	Disconnect 03 open reset
382	89CRS03	Disconnect 03 close reset

Table 11.2 Row List of Relay Word Bits (Sheet 30 of 37)

Row	Name	Bit Description
382	89OIM03	Disconnect 03 open immobility timer timed out
382	89CIM03	Disconnect 03 close immobility timer timed out
383	89CBL04	Disconnect 04 close block
383	89OSI04	Disconnect 04 open seal-in timer timed out
383	89CSI04	Disconnect 04 close seal-in timer timed out
383	89OIR04	Disconnect 04 open immobility timer reset
383	89CIR04	Disconnect 04 close immobility timer reset
383	89OBL04	Disconnect 04 open block
383	89ORS04	Disconnect 04 open reset
383	89CRS04	Disconnect 04 close reset
384	89OIM04	Disconnect 04 open immobility timer timed out
384	89CIM04	Disconnect 04 close immobility timer timed out
384	89CBL05	Disconnect 05 close block
384	89OSI05	Disconnect 05 open seal-in timer timed out
384	89CSI05	Disconnect 05 close seal-in timer timed out
384	89OIR05	Disconnect 05 open immobility timer reset
385	89CIR05	Disconnect 05 close immobility timer reset
385	89OBL05	Disconnect 05 open block
385	89ORS05	Disconnect 05 open reset
385	89CRS05	Disconnect 05 close reset
385	89OIM05	Disconnect 05 open immobility timer timed out
385	89CIM05	Disconnect 05 close immobility timer timed out
386	89CBL06	Disconnect 06 close block
386	89OSI06	Disconnect 06 open seal-in timer timed out
386	89CSI06	Disconnect 06 close seal-in timer timed out
386	89OIR06	Disconnect 06 open immobility timer reset
386	89CIR06	Disconnect 06 close immobility timer reset
386	89OBL06	Disconnect 06 open block
386	89ORS06	Disconnect 06 open reset
386	89CRS06	Disconnect 06 close reset
387	89OIM06	Disconnect 06 open immobility timer timed out
387	89CIM06	Disconnect 06 close immobility timer timed out
387	89CBL07	Disconnect 07 close block
387	89OSI07	Disconnect 07 open seal-in timer timed out
387	89CSI07	Disconnect 07 close seal-in timer timed out
387	89OIR07	Disconnect 07 open immobility timer reset
388	89CIR07	Disconnect 07 close immobility timer reset
388	89OBL07	Disconnect 07 open block
388	89ORS07	Disconnect 07 open reset
388	89CRS07	Disconnect 07 close reset
388	89OIM07	Disconnect 07 open immobility timer timed out

Table 11.2 Row List of Relay Word Bits (Sheet 31 of 37)

Row	Name	Bit Description
388	89CIM07	Disconnect 07 close immobility timer timed out
389	89CBL08	Disconnect 08 close block
389	89OSI08	Disconnect 08 open seal-in timer timed out
389	89CSI08	Disconnect 08 close seal-in timer timed out
389	89OIR08	Disconnect 08 open immobility timer reset
389	89CIR08	Disconnect 08 close immobility timer reset
389	89OBL08	Disconnect 08 open block
389	89ORS08	Disconnect 08 open reset
389	89CRS08	Disconnect 08 close reset
390	89OIM08	Disconnect 08 open immobility timer timed out
390	89CIM08	Disconnect 08 close immobility timer timed out
390	89CBL09	Disconnect 09 close block
390	89OSI09	Disconnect 09 open seal-in timer timed out
390	89CSI09	Disconnect 09 close seal-in timer timed out
390	89OIR09	Disconnect 09 open immobility timer reset
391	89CIR09	Disconnect 09 close immobility timer reset
391	89OBL09	Disconnect 09 open block
391	89ORS09	Disconnect 09 open reset
391	89CRS09	Disconnect 09 close reset
391	89OIM09	Disconnect 09 open immobility timer timed out
391	89CIM09	Disconnect 09 close immobility timer timed out
392	89CBL10	Disconnect 10 close block
392	89OSI10	Disconnect 10 open seal-in timer timed out
392	89CSI10	Disconnect 10 close seal-in timer timed out
392	89OIR10	Disconnect 10 open immobility timer reset
392	89CIR10	Disconnect 10 close immobility timer reset
392	89OBL10	Disconnect 10 open block
392	89ORS10	Disconnect 10 open reset
392	89CRS10	Disconnect 10 close reset
393	89OIM10	Disconnect 10 open immobility timer timed out
393	89CIM10	Disconnect 10 close immobility timer timed out
81 Frequency Elements		
394	81D1	Level 1 definite-time frequency element pickup
394	81D1T	Level 1 definite-time frequency element delay
394	81D1OVR	Level 1 overfrequency element pick up
394	81D1UDR	Level 1 underfrequency element pick up
394	27B81	Undervoltage supervision for frequency elements
395	81D2	Level 2 definite-time frequency element pickup
395	81D2T	Level 2 definite-time frequency element delay
395	81D2OVR	Level 2 overfrequency element pick up
395	81D2UDR	Level 2 underfrequency element pick up

Table 11.2 Row List of Relay Word Bits (Sheet 32 of 37)

Row	Name	Bit Description
395	81D3	Level 3 definite-time frequency element pickup
395	81D3T	Level 3 definite-time frequency element delay
395	81D3OVR	Level 3 overfrequency element pick up
395	81D3UDR	Level 3 underfrequency element pick up
396	81D4	Level 4 definite-time frequency element pickup
396	81D4T	Level 4 definite-time frequency element delay
396	81D4OVR	Level 4 overfrequency element pick up
396	81D4UDR	Level 4 underfrequency element pick up
396	81D5	Level 5 definite-time frequency element pickup
396	81D5T	Level 5 definite-time frequency element delay
396	81D5OVR	Level 5 overfrequency element pick up
396	81D5UDR	Level 5 underfrequency element pick up
397	81D6	Level 6 definite-time frequency element pickup
397	81D6T	Level 6 definite-time frequency element delay
397	81D6OVR	Level 6 overfrequency element pick up
397	81D6UDR	Level 6 underfrequency element pick up
87L Communications Bits		
398	87T1P1–87T8P1	Bits 1–8 transmitted on Serial Port 1
398	87T1P2–87T8P2	Bits 1–8 transmitted on Serial Port 2
400	87T01E–87T08E	Bits 1–8 transmitted over Ethernet
401	87R01P1–87R08P1	Received Bits 1–8 from remote Peer 1 (87LMAC1 setting)
402	87R01P2–87R08P2	Received Bits 1–8 from remote Peer 2 (87LMAC2 setting)
403	87R01P3–87R08P3	Received Bits 1–8 from remote Peer 3 (87LMAC3 setting)
404	DDTO	Disturbance detector
404	FLTINT	Internal fault detected
404	87DDRD	Incremental change detected in remote currents
404	87DDIL	Disturbance detected in local 87L currents
404	87DDVL	Disturbance detected in local 87L voltages
404	VYDD	Disturbance detected on VY terminal
404	VZDD	Disturbance detected on VZ terminal
404	87IFDL	Internal fault detected at the local terminal
405	TWFLIF	Traveling-wave internal fault calculations enabled
405	TWPOST	Traveling-wave state machine in post-trigger recording state
405	87CH1FO, 87CH2FO, 87CH3FO	Channel 1–3 forced out
405	87BLOCK	Block local and remote 87L elements
406	TWIW	Select IW for TW
406	TWRTV	TW data acquisition in retrieve state
406	TWREC	TW data acquisition in record state
406	TWWAIT	TW data acquisition in wait state
406	IXDD	IX disturbance detector

Table 11.2 Row List of Relay Word Bits (Sheet 33 of 37)

Row	Name	Bit Description
406	IWDD	IW disturbance detector
406	TWIX	Select IX for TW
406	TWALTI	TW Alternate current channel
407	87CH1CL, 87CH2CL, 87CH3CL	Channel 1–3 coarse clock calculations
407	87CH1CH, 87CH2CH, 87CH3CH	Channel 1–3 precise clock calculations
407	87CH1FC, 87CH2FC	Channel 1–2 forced to channel-based synchronization
408	87CH3FC	Channel 3 forced to channel-based synchronization
408	87CH1TK, 87CH2TK, 87CH3TK	Time is OK at both relays of Channel 1–3
408	87CH1FT, 87CH2FT, 87CH3FT	Channel 1–3 force time-based synchronization
409	87CH1CS, 87CH2CS, 87CH3CS	Channel 1–3 channel-based synchronization
409	87CH1TS, 87CH2TS, 87CH3TS	Channel 1–3 time-based synchronization
409	87CH1NS, 87CH2NS, 87CH3NS	Channel 1–3 no synchronization
410	ETL1, ETL2, ETL3	External time lock Channel 1–3
410	87CH1HS, 87CH2HS, 87CH3HS	Channel 1–3 high-synchronization quality
410	87CH1LS	Channel 1 low-synchronization quality
411	87CH2LS, 87CH3LS	Channel 2–3 low-synchronization quality
411	87CH1FB, 87CH2FB, 87CH3FB	Channel 1–3 time fallback mode
411	87BLK	87L current differential blocked
411	87BLKL	87L current differential blocked at local relay
Timekeeping		
412	UPD_EN	Enable updating internal clock with selected external time source
412	TLOCAL	Relay calendar clock and ADC sampling synchronized to none C37.118 compliant high-accuracy IRIG-B time source
412	TPLLEXT	Update PLL using external signal
412	TSSW	High priority time source switching
412	TGLOBAL	Relay calendar clock and ADC sampling synchronized to C37.118 high-accuracy IRIG-B time source
412	SER_BNP	Bad jitter on serial port and the IRIG-B signal is lost afterwards
412	BNC_OK	IRIG-B signal from BNC port is available and has sufficient quality
412	BNC_SET	Qualify BNC IRIG-B high-accuracy time source
413	BNC_RST	Disqualify BNC IRIG-B high-accuracy time source
413	SER_OK	IRIG-B signal from Serial Port 1 is available and has sufficient quality
413	SER_SET	Qualify serial IRIG-B high-accuracy time source
413	SER_RST	Disqualify serial IRIG-B high-accuracy time source
413	UPD_BLK	Block updating internal clock period and master time
413	BNC_BNP	Bad jitter on BNC port and the IRIG-B signal is lost afterwards
413	TIRIG	Assert while time is based on IRIG for both mark and value
413	TUPDH	Assert if update source is high-accuracy time source
414	TSYNCA	Assert while the time mark from time source or fixed internal source is not synchronized
414	TSOK	Assert if current time source accuracy is sufficient for synchronized phasor measurements

Table 11.2 Row List of Relay Word Bits (Sheet 34 of 37)

Row	Name	Bit Description
414	PMDOK	Assert if data acquisition system is operating correctly
414	TSYNC	Assert when ADC sampling is synchronized to an IRIG-B time source
414	BNC_TIM	A valid IRIG-B time source is detected on BNC port
414	SER_TIM	A valid IRIG-B time source is detected on serial port
414	BLKLPTS	Block low-priority source from updating relay time
414	Future	
415	BNCSYNC	Synchronized to a high-quality BNC IRIG source
415	SERSYNC	Synchronized to a high-quality serial IRIG source
415	TBNC	Time is based on a valid BNC IRIG source
415	TPTP	Assert while time is based on valid PTP source
415	TSER	Time is based on a valid serial IRIG source
416	87T09E–87T16E	Bits 9–16 transmitted over Ethernet
417	87T17E–87T24E	Bits 17–24 transmitted over Ethernet
418	87T25E–87T32E	Bits 25–32 transmitted over Ethernet
419	Future	
420	87R09P1–87R16P1	Received Bits 9–16 from Remote Peer 1
421	87R17P1–87R24P1	Received Bits 17–24 from Remote Peer 1
422	87R25P1–87R32P1	Received Bits 25–32 from Remote Peer 1
423	Future	
424	87R09P2–87R16P2	Received Bits 9–16 from Remote Peer 2
425	87R17P2–87R24P2	Received Bits 17–24 from Remote Peer 2
426	87R25P2–87R32P2	Received Bits 25–32 from Remote Peer 2
427	Future	
428	87R09P3–87R16P3	Received Bits 9–16 from Remote Peer 3
429	87R17P3–87R24P3	Received Bits 17–24 from Remote Peer 3
430	87R25P3–87R32P3	Received Bits 25–32 from Remote Peer 3
Miscellaneous FID Logic		
432	FTSA	A-Phase fault detected (total current method)
432	FTSB	B-Phase fault detected (total current method)
432	FTSC	C-Phase fault detected (total current method)
432	FTSG	Ground fault detected (total current method)
432	FTDLG	Double-line-to-ground Fault detected (total current)
432	FTSABG	ABG fault (total current)
432	FTSBCG	BCG fault (total current)
432	FTSCAG	CAG fault (total current)
433	FTPH	Ungrounded phase-to-phase fault (total current method)
433	FTSAB	AB fault (total current method)
433	FTSBC	BC fault (total current method)
433	FTSCA	CA fault (total current method)
433	FTSABC	Three-phase fault (total current method)
434	87C1BCH	Channel 1 binary checksum status

Table 11.2 Row List of Relay Word Bits (Sheet 35 of 37)

Row	Name	Bit Description
434	87C2BCH	Channel 2 binary checksum status
434	87C3BCH	Channel 3 binary checksum status
Remote Axion Status		
435	IO300OK	Communications status of Interface Board 300 when installed or commissioned
435	IO400OK	Communications status of Interface Board 400 when installed or commissioned
435	IO500OK	Communications status of Interface Board 500 when installed or commissioned
435	Future	
Full-Cycle Mho and Quad Ground Distance 2		
436	ENX2AG	Enable A-Phase Ipa polarized reactance element
436	ENX2BG	Enable B-Phase Ipb polarized reactance element
436	ENX2CG	Enable C-Phase Ipc polarized reactance element
436	CNR2AG	Control A-Phase Ipa polarized right blinder
436	CNR2BG	Control B-Phase Ipb polarized right blinder
436	CNR2CG	Control C-Phase Ipc polarized right blinder
436	CNR1AG	Control A-Phase composite current polarized right blinder
436	CNR1BG	Control B-Phase composite current polarized right blinder
437	CNR1CG	Control C-Phase composite current polarized right blinder
437	Future	
Full-Cycle Mho and Phase Quad Phase Distance 2		
438	ENX2AB	Enable AB negative-sequence reactance element
438	ENX2BC	Enable BC negative-sequence reactance element
438	ENX2CA	Enable CA negative-sequence reactance element
438	CNR1AB	Control AB positive-sequence right blinder
438	CNR1BC	Control BC positive-sequence right blinder
438	CNR1CA	Control CA positive-sequence right blinder
438	CNR2AB	Control AB negative-sequence right blinder
438	CNR2BC	Control BC negative-sequence right blinder
439	CNR2CA	Control CA negative-sequence right blinder
439	Future	
440	PTPSYNC	Synchronized to a high quality PTP source
440	PTP_RST	Disqualify PTP high-accuracy time source
440	PTP_TIM	A valid PTP time sources is detected
440	PTP_OK	PTP is available and has sufficient quality
440	PTP_SET	Quality PTP high-accuracy time source
440	PTP_BNP	Bad jitter on PTP signals and the PTP signal is lost afterwards
440	P5ABSW	Port 5A or 5B has just become active
High-Speed Directional Overcurrent Element		
442	50PHS[a]	High-speed overcurrent phase-to-ground element
442	50PPHS[a]	High-speed overcurrent phase-to-phase element
442	67PHS[a]	High-speed overcurrent phase-to-ground forward element
442	67PPHS[a]	High-speed overcurrent phase-to-phase forward element

Table 11.2 Row List of Relay Word Bits (Sheet 36 of 37)

Row	Name	Bit Description
442	50HSTC[a]	High-speed overcurrent element torque control
442	*	Reserved
442	*	Reserved
442	*	Reserved
Full-Cycle Mho & Quad Ground Distance 3		
444	Z1MGTC	Zone 1 mho ground torque control
444	Z2MGTC	Zone 2 mho ground torque control
444	Z3MGTC	Zone 3 mho ground torque control
444	Z4MGTC	Zone 4 mho ground torque control
444	Z5MGTC	Zone 5 mho ground torque control
444	Z1XGTC	Zone 1 quad ground torque control
444	Z2XGTC	Zone 2 quad ground torque control
444	Z3XGTC	Zone 3 quad ground torque control
445	Z4XGTC	Zone 4 quad ground torque control
445	Z5XGTC	Zone 5 quad ground torque control
445	*	Reserved
445	*	Reserved
445	*	Reserved
445	*	Reserved
445	*	Reserved
445	*	Reserved
Full-Cycle Mho & Quad Phase Distance 3		
446	Z1MPTC	Zone 1 mho phase torque control
446	Z2MPTC	Zone 2 mho phase torque control
446	Z3MPTC	Zone 3 mho phase torque control
446	Z4MPTC	Zone 4 mho phase torque control
446	Z5MPTC	Zone 5 mho phase torque control
446	Z1XPTC	Zone 1 quad phase torque control
446	Z2XPTC	Zone 2 quad phase torque control
446	Z3XPTC	Zone 3 quad phase torque control
447	Z4XPTC	Zone 4 quad phase torque control
447	Z5XPTC	Zone 5 quad phase torque control
447	*	Reserved
447	*	Reserved
447	*	Reserved
447	*	Reserved
447	*	Reserved
447	*	Reserved
Under- and Overpower Elements		
448	E32OP01	Overpower Element 01 enabled
448	32OP01	Overpower Element 01 picked up

Table 11.2 Row List of Relay Word Bits (Sheet 37 of 37)

Row	Name	Bit Description
448	32OPT01	Overpower Element 01 timed out
448	E32OP02	Overpower Element 02 enabled
448	32OP02	Overpower Element 02 picked up
448	32OPT02	Overpower Element 02 timed out
448	E32OP03	Overpower Element 03 enabled
448	32OP03	Overpower Element 03 picked up
449	32OPT03	Overpower Element 03 timed out
449	E32OP04	Overpower Element 04 enabled
449	32OP04	Overpower Element 04 picked up
449	32OPT04	Overpower Element 04 timed out
449	E32UP01	Underpower Element 01 enabled
449	32UP01	Underpower Element 01 picked up
449	32UPT01	Underpower Element 01 timed out
449	E32UP02	Underpower Element 02 enabled
450	32UP02	Underpower Element 02 picked up
450	32UPT02	Underpower Element 02 timed out
450	E32UP03	Underpower Element 03 enabled
450	32UP03	Underpower Element 03 picked up
450	32UPT03	Underpower Element 03 timed out
450	E32UP04	Underpower Element 04 enabled
450	32UP04	Underpower Element 04 picked up
450	32UPT04	Underpower Element 04 timed out
IEC Thermal Elements		
451	THRLA1	Thermal element, Level 1 alarm
451	THRLT1	Thermal element, Level 1 trip
451	THRLA2	Thermal element, Level 2 alarm
451	THRLT2	Thermal element, Level 2 trip
451	THRLA3	Thermal element, Level 3 alarm
451	THRLT3	Thermal element, Level 3 trip
451	*	Reserved
451	*	Reserved
IEC 62850 Mode Control Bits		
452	SC850TM	SELOGIC control for IEC 61850 Test Mode
452	SC850BM	SELOGIC control for IEC 61850 Blocked Mode
452	*	Reserved
452	*	Reserved
452	*	Reserved
452	*	Reserved
452	*	Reserved
452	*	Reserved

[a] In SEL-411L-1 only.

SECTION 12

Analog Quantities

This section contains tables of the analog quantities available within the relay.

Use *Table 12.1* and *Table 12.2* as a reference for labels in this manual and as a resource for quantities you use in SELOGIC control equation relay settings.

Table 12.1 lists the analog quantities alphabetically, and *Table 12.2* groups the analog quantities by function.

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 1 of 19)

Label	Description	Units
3DPF	Three-phase displacement power factor	N/A
3I0WFA	Terminal W, zero-sequence filtered current, angle	Degrees [°] (±180°)
3I0WFI	Terminal W, zero-sequence filtered current, imaginary component	Amperes [A] (secondary)
3I0WFM	Terminal W, zero-sequence filtered current, magnitude	Amperes [A] (secondary)
3I0WFR	Terminal W, zero-sequence filtered current, real component	Amperes [A] (secondary)
3I0XFA	Terminal X, zero-sequence filtered current, angle	Degrees [°] (±180°)
3I0XFI	Terminal X, zero-sequence filtered current, imaginary component	Amperes [A] (secondary)
3I0XFM	Terminal X, zero-sequence filtered current, magnitude	Amperes [A] (secondary)
3I0XFR	Terminal X, zero-sequence filtered current, real component	Amperes [A] (secondary)
3I2D	Demand negative-sequence current	Amperes [A] (primary)
3I2PKD	Peak demand negative-sequence current	Amperes [A] (primary)
3IA2WFA	Terminal W, negative-sequence filtered current, angle	Degrees [°] (±180°)
3IA2WFI	Terminal W, negative-sequence filtered current, imaginary component	Amperes [A] (secondary)
3IA2WFM	Terminal W, negative-sequence filtered current, magnitude	Amperes [A] (secondary)
3IA2WFR	Terminal W, negative-sequence filtered current, real component	Amperes [A] (secondary)
3IA2XFA	Terminal X, negative-sequence filtered current, angle	Degrees [°] (±180°)
3IA2XFI	Terminal X, negative-sequence filtered current, imaginary component	Amperes [A] (secondary)
3IA2XFM	Terminal X, negative-sequence filtered current, magnitude	Amperes [A] (secondary)
3IA2XFR	Terminal X, negative-sequence filtered current, real component	Amperes [A] (secondary)
3MWH3T	Total three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
3MWHIN	Negative (import) three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
3MWHOUT	Positive (export) three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
3P	Three-phase real power	Megawatts [MW] (primary)
3P_F	Fundamental real power (three-phase)	Megawatts [MW] (primary)
3PD	Demand three-phase real power	Megawatts [MW] (primary)
3PF	Three-phase power factor	N/A
3PPKD	Peak demand three-phase real power	Megawatts [MW] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 2 of 19)

Label	Description	Units
3PSHOT	Present value of three-pole shot counter	N/A
3Q_F	Fundamental reactive three-phase power	Megavars [MVAR] (primary)
3QD	Demand three-phase reactive power	Megavars [MVAR] (primary)
3QPKD	Peak demand three-phase reactive power	Megavars [MVAR] (primary)
3S_F	Fundamental apparent three-phase power	Megavolt-amperes [MVA] (primary)
3U	Apparent three-phase power	Megavolt-amperes [MVA] (primary)
3UD	Demand three-phase apparent power	Megavolt-amperes [MVA] primary)
3UPKD	Peak demand three-phase apparent power	Megavolt-amperes [MVA] (primary)
3V0A	10-cycle average zero-sequence voltage (angle)	Degrees [°] (±180°)
3V0FIA	Zero-sequence instantaneous voltage angle	Degrees [°] (±180°)
3V0FIM	Zero-sequence instantaneous voltage magnitude	Volts [V] (secondary)
3V0M	10-cycle average zero-sequence voltage (magnitude)	Kilovolts [kV] (primary)
3V0YFA	Terminal Y, zero-sequence filtered voltage, angle	Degrees [°] (±180°)
3V0YFI	Terminal Y, zero-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3V0YFM	Terminal Y, zero-sequence filtered voltage, magnitude	Volts [V] (secondary)
3V0YFR	Terminal Y, zero-sequence filtered voltage, real component	Volts [V] (secondary)
3V0ZFA	Terminal Z, zero-sequence filtered voltage, angle	Degrees [°] (±180°)
3V0ZFI	Terminal Z, zero-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3V0ZFM	Terminal Z, zero-sequence filtered voltage, magnitude	Volts [V] (secondary)
3V0ZFR	Terminal Z, zero-sequence filtered voltage, real component	Volts [V] (secondary)
3V2A	10-cycle average negative-sequence voltage angle	Degrees [°] (±180°)
3V2FIA	Negative-sequence instantaneous voltage angle	Degrees [°] (±180°)
3V2FIM	Negative-sequence instantaneous voltage magnitude	Volts [V] (secondary)
3V2M	10-cycle average negative-sequence voltage magnitude	Kilovolts [kV] (primary)
3VA2YFA	Terminal Y, negative-sequence filtered voltage, angle	Degrees [°] (±180°)
3VA2YFI	Terminal Y, negative-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3VA2YFM	Terminal Y, negative-sequence filtered voltage, magnitude	Volts [V] (secondary)
3VA2YFR	Terminal Y, negative-sequence filtered voltage, real component	Volts [V] (secondary)
3VA2ZFA	Terminal Z, negative-sequence filtered voltage, angle	Degrees [°] (±180°)
3VA2ZFI	Terminal Z, negative-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3VA2ZFM	Terminal Z, negative-sequence filtered voltage, magnitude	Volts [V] (secondary)
3VA2ZFR	Terminal Z, negative-sequence filtered voltage, real component	Volts [V] (secondary)
51P01–51P10	51 elements pickup value	Amperes [A] (secondary)
51TD01–51TD10	51 elements time dial setting	N/A
87APAA, 87APAB, 87APAC	Angle of the equivalent alpha plane, A-Phase, B-Phase, C-Phase	Degrees [°] (±180°)
87APG	Angle of the equivalent alpha plane, zero-sequence	Degrees [°] (±180°)
87APQ	Angle of the equivalent alpha plane, negative-sequence	Degrees [°] (±180°)
87CH1AX	Measured absolute value of the channel asymmetry for Channel 1 (serial only)	Milliseconds [ms]

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 3 of 19)

Label	Description	Units
87CH1LD	Number of lost 87L communications packets for the last 24 hours for Channel 1	N/A
87CH1LX	Number of lost packets among the 10,000 scheduled packets for Channel 1	N/A
87CH1RT	Measured round-trip delay of Channel 1 (serial only)	Milliseconds [ms]
87CH2AX	Measured absolute value of the channel asymmetry for Channel 2 (serial only)	Milliseconds [ms]
87CH2LD	Number of lost 87L communications packets for the last 24 hours for Channel 2	N/A
87CH2LX	Number of lost packets among the 10,000 scheduled packets for Channel 2	N/A
87CH2RT	Measured round-trip delay of Channel 2 (serial only)	Milliseconds [ms]
87CH3LD	Number of lost 87L communications packets for the last 24 hours for Channel 3	N/A
87CH3LX	Number of lost packets among the 10,000 scheduled packets for Channel 3	N/A
87HRAA, 87HRAB, 87HRAC	Angle of the equivalent harmonic-restrained alpha plane, A-Phase, B-Phase, C-Phase	Degrees [°] (±180°)
87I1FM	Positive-sequence differential current magnitude	Per unit [pu]
87I1LA	10-cycle averaged, aligned local positive-sequence current angle	Degrees [°] (±180°)
87I1LM	10-cycle averaged, aligned local positive-sequence current magnitude	Per unit [pu]
87I1R1A	10-cycle averaged, aligned remote Terminal 1 positive-sequence current angle	Degrees [°] (±180°)
87I1R1M	10-cycle averaged, aligned remote Terminal 1 positive-sequence current magnitude	Per unit [pu]
87I1R2A	10-cycle averaged, aligned remote Terminal 2 positive-sequence current angle	Degrees [°] (±180°)
87I1R2M	10-cycle averaged, aligned remote Terminal 2 positive-sequence current magnitude	Per unit [pu]
87I1R3A	10-cycle averaged, aligned remote Terminal 3 positive-sequence current angle	Degrees [°] (±180°)
87I1R3M	10-cycle averaged, aligned remote Terminal 3 positive-sequence current magnitude	Per unit [pu]
87IA2M	2nd harmonic magnitude of the differential current, A-Phase	Per unit [pu]
87IA4M	4th harmonic magnitude of the differential current, A-Phase	Per unit [pu]
87IA5M	5th harmonic magnitude of the differential current, A-Phase	Per unit [pu]
87IADA	10-cycle averaged, differential current, A-Phase angle	Degrees [°] (±180°)
87IADM	10-cycle averaged, differential current, A-Phase magnitude	Per unit [pu]
87IAFM	Differential current magnitude, full-cycle cosine-filtered, A-Phase	Per unit [pu]
87IALA	10-cycle averaged, aligned local current, A-Phase angle	Degrees [°] (±180°)
87IALM	10-cycle averaged, aligned local current, A-Phase magnitude	Per unit [pu]
87IAR1A	10-cycle averaged, aligned Remote 1 current, A-Phase angle	Degrees [°] (±180°)
87IAR1M	10-cycle averaged, aligned Remote 1 current, A-Phase magnitude	Per unit [pu]
87IAR2A	10-cycle averaged, aligned Remote 2 current, A-Phase angle	Degrees [°] (±180°)
87IAR2M	10-cycle averaged, aligned Remote 2 current, A-Phase magnitude	Per unit [pu]
87IAR3A	10-cycle averaged, aligned Remote 3 current, A-Phase angle	Degrees [°] (±180°)
87IAR3M	10-cycle averaged, aligned Remote 3 current, A-Phase magnitude	Per unit [pu]
87IARTM	Restraining current magnitude in A-Phase	Per unit [pu]
87IB2M	2nd harmonic magnitude of the differential current, B-Phase	Per unit [pu]
87IB4M	4th harmonic magnitude of the differential current, B-Phase	Per unit [pu]
87IB5M	5th harmonic magnitude of the differential current, B-Phase	Per unit [pu]
87IBDA	10-cycle averaged, differential current, B-Phase angle	Degrees [°] (±180°)
87IBDM	10-cycle averaged, differential current, B-Phase magnitude	Per unit [pu]
87IBFM	Differential current magnitude, full-cycle cosine-filtered B-Phase	Per unit [pu]

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 4 of 19)

Label	Description	Units
87IBLA	10-cycle averaged, aligned local current, B-Phase angle	Degrees [°] (±180°)
87IBLM	10-cycle averaged, aligned local current, B-Phase magnitude	Per unit [pu]
87IBR1A	10-cycle averaged, aligned Remote 1 current, B-Phase angle	Degrees [°] (±180°)
87IBR1M	10-cycle averaged, aligned Remote 1 current, B-Phase magnitude	Per unit [pu]
87IBR2A	10-cycle averaged, aligned Remote 2 current, B-Phase angle	Degrees [°] (±180°)
87IBR2M	10-cycle averaged, aligned Remote 2 current, B-Phase magnitude	Per unit [pu]
87IBR3A	10-cycle averaged, aligned Remote 3 current, B-Phase angle	Degrees [°] (±180°)
87IBR3M	10-cycle averaged, aligned Remote 3 current, B-Phase magnitude	Per unit [pu]
87IBRTM	Restraining current magnitude in B-Phase	Per unit [pu]
87IC2M	2nd harmonic magnitude of the differential current, C-Phase	Per unit [pu]
87IC4M	4th harmonic magnitude of the differential current, C-Phase	Per unit [pu]
87IC5M	5th harmonic magnitude of the differential current, C-Phase	Per unit [pu]
87ICDA	10-cycle averaged, differential current, C-Phase angle	Degrees [°] (±180°)
87ICDM	10-cycle averaged, differential current, C-Phase magnitude	Per unit [pu]
87ICFM	Differential current magnitude, full-cycle cosine-filtered, C-Phase	Per unit [pu]
87ICLA	10-cycle averaged, aligned local current, C-Phase angle	Degrees [°] (±180°)
87ICLM	10-cycle averaged, aligned local current, C-Phase magnitude	Per unit [pu]
87ICR1A	10-cycle averaged, aligned Remote 1 current, C-Phase angle	Degrees [°] (±180°)
87ICR1M	10-cycle averaged, aligned Remote 1 current, C-Phase magnitude	Per unit [pu]
87ICR2A	10-cycle averaged, aligned Remote 2 current, C-Phase angle	Degrees [°] (±180°)
87ICR2M	10-cycle averaged, aligned Remote 2 current, C-Phase magnitude	Per unit [pu]
87ICR3A	10-cycle averaged, aligned Remote 3 current, C-Phase angle	Degrees [°] (±180°)
87ICR3M	10-cycle averaged, aligned Remote 3 current, C-Phase magnitude	Per unit [pu]
87ICRTM	Restraining current magnitude in C-Phase	Per unit [pu]
87IGDA	10-cycle averaged, differential zero-current angle	Degrees [°] (±180°)
87IGDM	10-cycle averaged, differential residual current magnitude	Per unit [pu]
87IGFM	Zero-sequence differential current (3I0) magnitude, full-cycle cosine-filtered	Per unit [pu]
87IGLA	10-cycle averaged, aligned local zero-sequence current angle	Degrees [°] (±180°)
87IGLM	10-cycle averaged, aligned local zero-sequence current magnitude	Per unit [pu]
87IGR1A	10-cycle averaged, aligned remote Terminal 1 zero-sequence current angle	Degrees [°] (±180°)
87IGR1M	10-cycle averaged, aligned remote Terminal 1 zero-sequence current magnitude	Per unit [pu]
87IGR2A	10-cycle averaged, aligned remote Terminal 2 zero-sequence current angle	Degrees [°] (±180°)
87IGR2M	10-cycle averaged, aligned remote Terminal 2 zero-sequence current magnitude	Per unit [pu]
87IGR3A	10-cycle averaged, aligned remote Terminal 3 zero-sequence current angle	Degrees [°] (±180°)
87IGR3M	10-cycle averaged, aligned remote Terminal 3 zero-sequence current magnitude	Per unit [pu]
87IGRTM	Zero-sequence restraining current (3I0)	Per unit [pu]
87IQDA	10-cycle averaged, differential negative-sequence current angle	Degrees [°] (±180°)
87IQDM	10-cycle averaged, differential negative-sequence current magnitude	Per unit [pu]
87IQFM	Negative-sequence differential current (3I2) magnitude, full-cycle cosine-filtered	Per unit [pu]
87IQLA	10-cycle averaged, aligned local negative-sequence current angle	Degrees [°] (±180°)
87IQLM	10-cycle averaged, aligned local negative-sequence current magnitude	Per unit [pu]

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 5 of 19)

Label	Description	Units
87IQR1A	10-cycle averaged, aligned remote Terminal 1, negative-sequence current angle	Degrees [°] (±180°)
87IQR1M	10-cycle averaged, aligned remote Terminal 1 negative-sequence current magnitude	Per unit [pu]
87IQR2A	10-cycle averaged, aligned remote Terminal 2, negative-sequence current angle	Degrees [°] (±180°)
87IQR2M	10-cycle averaged, aligned remote Terminal 2 negative-sequence current magnitude	Per unit [pu]
87IQR3A	10-cycle averaged, aligned remote Terminal 3, negative-sequence current angle	Degrees [°] (±180°)
87IQR3M	10-cycle averaged, aligned remote Terminal 3, negative-sequence current magnitude	Per unit [pu]
87IQRTM	Negative-sequence restraining current (3I2)	Per unit [pu]
87KA	Ratio of the equivalent alpha plane, A-Phase	N/A
87KAA	10-cycle averaged, alpha quantity, A-Phase angle	Degrees [°] (±180°)
87KAM	10-cycle averaged, alpha quantity, A-Phase magnitude	Per unit [pu]
87KB	Ratio of the equivalent alpha plane, B-Phase	N/A
87KBA	10-cycle averaged, alpha quantity, B-Phase angle	Degrees [°] (±180°)
87KBM	10-cycle averaged, alpha quantity, B-Phase magnitude	Per unit [pu]
87KC	Ratio of the equivalent alpha plane, C-Phase	N/A
87KCA	10-cycle averaged, alpha quantity, C-Phase angle	Degrees [°] (±180°)
87KCM	10-cycle averaged, alpha quantity, C-Phase magnitude	Per unit [pu]
87KG	Ratio of the equivalent alpha plane, zero-sequence	NA
87KGA	10-cycle averaged, zero-sequence alpha quantity angle	Degrees [°] (±180°)
87KGM	10-cycle averaged, zero-sequence alpha quantity magnitude	Per unit [pu]
87KHRA, 87KHRB, 87KHRC	Ratio of the equivalent harmonic-restrained alpha plane, A-Phase, B-Phase, C-Phase	N/A
87KQ	Ratio of the equivalent alpha plane, negative-sequence	N/A
87KQA	10-cycle averaged, negative-sequence alpha quantity angle	Degrees [°] (±180°)
87KQM	10-cycle averaged, negative-sequence alpha quantity magnitude	Per unit [pu]
87LOC	Multi-ended fault location result	Per unit [pu]
87MCC	Charging current multiplier	N/A
87WDCT1	Counter of the first stage of the 87L watchdog logic (vector report)	N/A
87WDCT2	Counter of the second stage of the 87L watchdog logic (vector report)	N/A
ACN01CV–ACN32CV	Automation SELOGIC counter current value	N/A
ACN01PV–ACN32PV	Automation SELOGIC counter preset value	N/A
ACTGRP	Active group setting	N/A
AMV001–AMV256	Automation SELOGIC math variable	N/A
ANG1DIF, ANG2DIF	Synchronizing Angle Difference Breaker 1, 2	Degrees [°] (±180°)
AST01ET–AST32ET	Automation SELOGIC math sequencing timer elapsed time	Seconds [s]
AST01PT–AST32PT	Automation SELOGIC sequencing timer preset time	Seconds [s]
B1BCWPA, B1BCWPB, B1BCWPC	A-Phase, B-Phase, C-Phase breaker contact wear (Breaker 1)	Percent [%]
B1IAFA	A-Phase 10-cycle average fundamental phase current angle (Breaker 1)	Degrees [°] (±180°)
B1IAFIM	Breaker 1 filtered instantaneous A-Phase current magnitude	Amperes [A] (secondary)
B1IAFM	A-Phase 10-cycle average fundamental phase current magnitude (Breaker 1)	Amperes [A] (primary)
B1IARMS	A-Phase 10-cycle average rms phase current (Breaker 1)	Amperes [A] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 6 of 19)

Label	Description	Units
B1IBFA	B-Phase 10-cycle average fundamental phase current angle (Breaker 1)	Degrees [°] (±180°)
B1IBFIM	Breaker 1 filtered instantaneous B-Phase current magnitude	Amperes [A] (secondary)
B1IBFM	B-Phase 10-cycle average fundamental phase current magnitude (Breaker 1)	Amperes [A] (primary)
B1IBRMS	B-Phase 10-cycle average rms phase current (Breaker 1)	Amperes [A] (primary)
B1ICFA	C-Phase 10-cycle average fundamental phase current angle (Breaker 1)	Degrees [°] (±180°)
B1ICFIM	Breaker 1 filtered instantaneous C-Phase current magnitude	Amperes [A] (secondary)
B1ICFM	C-Phase 10-cycle average fundamental phase current magnitude (Breaker 1)	Amperes [A] (primary)
B1ICRMS	C-Phase 10-cycle average rms phase current (Breaker 1)	Amperes [A] (primary)
B1IGFIM	Breaker 1 zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
B1IMAXM	Breaker 1 maximum filtered instantaneous breaker phase current magnitude	Amperes [A] (secondary)
B2BCWPA, B2BCWPB, B2BCWPC	A-Phase, B-Phase, C-Phase breaker contact wear (Breaker 2)	Percent [%]
B2IAFA	A-Phase 10-cycle average fundamental phase current angle (Breaker 2)	Degrees [°] (±180°)
B2IAFIM	Breaker 2 filtered instantaneous A-Phase current magnitude	Amperes [A] (secondary)
B2IAFM	A-Phase 10-cycle average fundamental phase current magnitude (Breaker 2)	Amperes [A] (primary)
B2IARMS	A-Phase 10-cycle average rms phase current (Breaker 2)	Amperes [A] (primary)
B2IBFA	B-Phase 10-cycle average fundamental phase current angle (Breaker 2)	Degrees [°] (±180°)
B2IBFIM	Breaker 2 filtered instantaneous B-Phase current magnitude	Amperes [A] (secondary)
B2IBFM	B-Phase 10-cycle average fundamental phase current magnitude (Breaker 2)	Amperes [A] (primary)
B2IBRMS	B-Phase 10-cycle average rms phase current (Breaker 2)	Amperes [A] (primary)
B2ICFA	C-Phase 10-cycle average fundamental phase current angle (Breaker 2)	Degrees [°] (±180°)
B2ICFIM	Breaker 2 filtered instantaneous C-Phase current magnitude	Amperes [A] (secondary)
B2ICFM	C-Phase 10-cycle average fundamental phase current magnitude (Breaker 2)	Amperes [A] (primary)
B2ICRMS	C-Phase 10-cycle average rms phase current (Breaker 2)	Amperes [A] (primary)
B2IGFIM	Breaker 2 zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
B2IMAXM	Breaker 2 maximum filtered instantaneous breaker phase current magnitude	Amperes [A] (secondary)
BNCDSJI	BNC port 100PPS data stream jitter	Microseconds [µs]
BNCOTJF	Fast converging BNC port ON TIME marker jitter, coarse accuracy	Microseconds [µs]
BNCOTJS	Slow converging BNC port ON TIME marker jitter, fine accuracy	Microseconds [µs]
BNCTBTW	Time between BNC 100PPS pulses	Microseconds [µs]
CONFLOC	Consolidated fault location result	Per unit [pu]
CTRW	Current transformer ratio, Terminal W	N/A
CTRX	Current transformer ratio, Terminal X	N/A
CUR_SRC	Current high-accuracy time source	N/A
DC1	Filtered station battery dc voltage	Volts [V]
DC1MAX	Maximum dc voltage	Volts [V]
DC1MIN	Minimum dc voltage	Volts [V]
DC1RI	AC ripple of dc voltage	Volts [V]
DC1PO	Average positive-to-ground dc voltage	Volts [V]
DC1NE	Average negative-to-ground dc voltage	Volts [V]
DC2	Filtered station battery dc voltage	Volts [V]

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 7 of 19)

Label	Description	Units
DC2MAX	Maximum dc voltage	Volts [V]
DC2MIN	Minimum dc voltage	Volts [V]
DC2NE	Average negative-to-ground dc voltage	Volts [V]
DC2PO	Average positive-to-ground dc voltage	Volts [V]
DC2RI	AC ripple of dc voltage	Volts [V]
DDOM	Date, day of the month (1–31)	Day
DDOW	Date, day of the week (1-SU,.., 7-SA)	Day
DDOY	Date, day of the year (1–366)	Day
DFDTPM	Rate-of-change of frequency for synchrophasor data	Hertz/seconds [Hz/s]
DFDTPMD	Rate-of-change of frequency for synchrophasor data, delayed for RTC alignment	Hertz/seconds [Hz/s]
DI0W	Terminal W zero-sequence (I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DI0X	Terminal X zero-sequence (I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DI11R, DI12R, DI13R	Remote Terminal 1, Terminal 2, Terminal 3 positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIA1W	Terminal W positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIA1X	Terminal X positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIG1R, DIG2R, DIG3R	Remote Terminal 1, Terminal 2, Terminal 3 zero-sequence (3I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIQ1R, DIQ2R, DIQ3R	Remote Terminal 1, Terminal 2, Terminal 3, negative-sequence (3I2) current phasor 1-cycle difference, magnitude	Per unit [pu]
DMON	Date, month (1–12)	Month
DPFA, DPFB, DPFC	A-Phase, B-Phase, C-Phase displacement power factor	N/A
DV0Y	Terminal Y zero-sequence (V0) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DV0Z	Terminal Z zero-sequence (V0) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA1Y	Terminal Y positive-sequence (V1) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA1Z	Terminal Z positive-sequence (V1) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA2Y	Terminal Y negative-sequence (V2) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA2Z	Terminal Z negative-sequence (V2) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DYEAR	Date, year (2000–2200)	Year
FLOC	Fault location	Per unit [pu]
FOSPM	Fraction-of-second of the synchrophasor data packet	Seconds [s]
FOSPMD	Fraction-of-second of the synchrophasor data packet, delayed for RTC alignment	Seconds [s]
FREQ	Tracking frequency	Hertz [Hz]
FREQP	Frequency for under/overfrequency elements	Hertz [Hz]
FREQPM	Frequency for synchrophasor data	Hertz [Hz]
FREQPMD	Frequency for synchrophasor data, delayed for RTC alignment	Hertz [Hz]
I1SPMA	Positive-sequence synchrophasor current angle, Terminal S	Degrees [°] (±180°)
I1SPMAD	Positive-sequence synchrophasor current angle, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
I1SPMI	Positive-sequence synchrophasor current imaginary component, Terminal S	Amperes [A] (primary)
I1SPMID	Positive-sequence synchrophasor current imaginary component, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1SPMM	Positive-sequence synchrophasor current magnitude, Terminal S	Amperes [A] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 8 of 19)

Label	Description	Units
I1SPMMD	Positive-sequence synchrophasor current magnitude, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1SPMR	Positive-sequence synchrophasor current real component, Terminal S	Amperes [A] (primary)
I1SPMRD	Positive-sequence synchrophasor current real component, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1WPMA	Positive-sequence synchrophasor current angle, Terminal W	Degrees [°] (±180°)
I1WPMAD	Positive-sequence synchrophasor current angle, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
I1WPMI	Positive-sequence synchrophasor current imaginary component, Terminal W	Amperes [A] (primary)
I1WPMID	Positive-sequence synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1WPMM	Positive-sequence synchrophasor current magnitude, Terminal W	Amperes [A] (primary)
I1WPMMD	Positive-sequence synchrophasor current magnitude, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1WPMR	Positive-sequence synchrophasor current real component, Terminal W	Amperes [A] (primary)
I1WPMRD	Positive-sequence synchrophasor current real component, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1XPMA	Positive-sequence synchrophasor current angle, Terminal X	Degrees [°] (±180°)
I1XPMAD	Positive-sequence synchrophasor current angle, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
I1XPMI	Positive-sequence synchrophasor current imaginary component, Terminal X	Amperes [A] (primary)
I1XPMID	Positive-sequence synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
I1XPMM	Positive-sequence synchrophasor current magnitude, Terminal X	Amperes [A] (primary)
I1XPMMD	Positive-sequence synchrophasor current magnitude, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
I1XPMR	Positive-sequence synchrophasor current real component, Terminal X	Amperes [A] (primary)
I1XPMRD	Positive-sequence synchrophasor current real component, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
I850MOD	IEC 61850 mode/behavior status	N/A
IA1WFA	Terminal W, positive-sequence filtered current, angle	Degrees [°] (±180°)
IA1WFI	Terminal W, positive-sequence filtered current, imaginary component	Amperes [A] (secondary)
IA1WFM	Terminal W, positive-sequence filtered current, magnitude	Amperes [A] (secondary)
IA1WFR	Terminal W, positive-sequence filtered current, real component	Amperes [A] (secondary)
IA1XFA	Terminal X, positive-sequence filtered current, angle	Degrees [°] (±180°)
IA1XFI	Terminal X, positive-sequence filtered current, imaginary component	Amperes [A] (secondary)
IA1XFM	Terminal X, positive-sequence filtered current, magnitude	Amperes [A] (secondary)
IA1XFR	Terminal X, positive-sequence filtered current, real component	Amperes [A] (secondary)
IAD	Demand A-Phase current	Amperes [A] (primary)
IAPKD	Peak demand A-Phase current	Amperes [A] (primary)
IASPMA	Synchrophasor current angle, A-Phase, Terminal S	Degrees [°] (±180°)
IASPMAD	Synchrophasor current angle, A-Phase, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
IASPMI	Synchrophasor current imaginary component, A-Phase, Terminal S	Amperes [A] (primary)
IASPMID	Synchrophasor current imaginary component, A-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 9 of 19)

Label	Description	Units
IASPMM	Synchrophasor current magnitude, A-Phase, Terminal S	Amperes [A] (primary)
IASPMMD	Synchrophasor current magnitude, A-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
IASPMR	Synchrophasor current real component, A-Phase, Terminal S	Amperes [A] (primary)
IASPMRD	Synchrophasor current real component, A-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
IAWDCM	DC component of local Terminal W current, A-Phase	Per unit [pu]
IAWFA	A-Phase, Terminal W, filtered current, angle	Degrees [°] (±180°)
IAWFI	A-Phase, Terminal W, filtered current, imaginary component	Amperes [A] (secondary)
IAWFM	A-Phase, Terminal W, filtered current, magnitude	Amperes [A] (secondary)
IAWFR	A-Phase, Terminal W, filtered current, real component	Amperes [A] (secondary)
IAWPMA	Synchrophasor current angle, A-Phase, Terminal W	Degrees [°] (±180°)
IAWPMAD	Synchrophasor current angle, A-Phase, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
IAWPMI	Synchrophasor current imaginary component, A-Phase, Terminal W	Amperes [A] (primary)
IAWPMID	Synchrophasor current imaginary component, A-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAWPMM	Synchrophasor current magnitude, A-Phase, Terminal W	Amperes [A] (primary)
IAWPMMD	Synchrophasor current magnitude, A-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAWPMR	Synchrophasor current real component, A-Phase, Terminal W	Amperes [A] (primary)
IAWPMRD	Synchrophasor current real component, A-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAXDCM	DC component of local Terminal X current, A-Phase	Per unit [pu]
IAXFA	A-Phase, Terminal X, filtered current, angle	Degrees [°] (±180°)
IAXFI	A-Phase Terminal X, filtered current, imaginary component	Amperes [A] (secondary)
IAXFM	A-Phase, Terminal X, filtered current, magnitude	Amperes [A] (secondary)
IAXFR	A-Phase Terminal X, filtered current, real component	Amperes [A] (secondary)
IAXPMA	Synchrophasor current angle, A-Phase, Terminal X	Degrees [°] (±180°)
IAXPMAD	Synchrophasor current angle, A-Phase, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
IAXPMI	Synchrophasor current imaginary component, A-Phase, Terminal X	Amperes [A] (primary)
IAXPMID	Synchrophasor current imaginary component, A-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IAXPMM	Synchrophasor current magnitude, A-Phase, Terminal X	Amperes [A] (primary)
IAXPMMD	Synchrophasor current magnitude, A-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IAXPMR	Synchrophasor current real component, A-Phase, Terminal X	Amperes [A] (primary)
IAXPMRD	Synchrophasor current real component, A-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IBD	Demand B-Phase current	Amperes [A] (primary)
IBPKD	Peak demand B-Phase current	Amperes [A] (primary)
IBSPMA	Synchrophasor current angle, B-Phase, Terminal S	Degrees [°] (±180°)
IBSPMAD	Synchrophasor current angle, B-Phase, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
IBSPMI	Synchrophasor current imaginary component, B-Phase, Terminal S	Amperes [A] (primary)
IBSPMID	Synchrophasor current imaginary component, B-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IBSPMM	Synchrophasor current magnitude, B-Phase, Terminal S	Amperes [A] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 10 of 19)

Label	Description	Units
IBSPMMD	Synchrophasor current magnitude, B-Phase, Terminal S, delayed for RTC alignment-	Amperes [A] (primary)
IBSPMR	Synchrophasor current real component, B-Phase, Terminal S	Amperes [A] (primary)
IBSPMRD	Synchrophasor current real component, B-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
IBWDCM	DC component of local Terminal W current, B-Phase	Per unit [pu]
IBWFA	B-Phase, Terminal W, filtered current, angle	Degrees [°] (±180°)
IBWFI	B-Phase, Terminal W, filtered current, imaginary component	Amperes [A] (secondary)
IBWFM	B-Phase, Terminal W, filtered current, magnitude	Amperes [A] (secondary)
IBWFR	B-Phase, Terminal W, filtered current, real component	Amperes [A] (secondary)
IBWPMA	Synchrophasor current angle, B-Phase, Terminal W	Degrees [°] (±180°)
IBWPMAD	Synchrophasor current angle, B-Phase, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
IBWPMI	Synchrophasor current imaginary component, B-Phase, Terminal W	Amperes [A] (primary)
IBWPMID	Synchrophasor current imaginary component, B-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IBWPMM	Synchrophasor current magnitude, B-Phase, Terminal W	Amperes [A] (primary)
IBWPMMD	Synchrophasor current magnitude, B-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IBWPMR	Synchrophasor current real component, B-Phase, Terminal W	Amperes [A] (primary)
IBWPMRD	Synchrophasor current real component, B-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IBXDCM	DC component of local Terminal X current, B-Phase	Per unit [pu]
IBXFA	B-Phase, Terminal X, filtered current, angle	Degrees [°] (±180°)
IBXFI	B-Phase, Terminal X, filtered current, imaginary component	Amperes [A] (secondary)
IBXFM	B-Phase, Terminal X, filtered current, magnitude	Amperes [A] (secondary)
IBXFR	B-Phase, Terminal X, filtered current, real component	Amperes [A] (secondary)
IBXPMA	Synchrophasor current angle, B-Phase, Terminal X	Degrees [°] (±180°)
IBXPMAD	Synchrophasor current angle, B-Phase, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
IBXPMI	Synchrophasor current imaginary component, B-Phase, Terminal X	Amperes [A] (primary)
IBXPMID	Synchrophasor current imaginary component, B-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IBXPMM	Synchrophasor current magnitude, B-Phase, Terminal X	Amperes [A] (primary)
IBXPMMD	Synchrophasor current magnitude, B-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IBXPMR	Synchrophasor current real component, B-Phase, Terminal X	Amperes [A] (primary)
IBXPMRD	Synchrophasor current real component, B-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
ICD	Demand C-Phase current	Amperes [A] (primary)
ICPKD	Peak demand C-Phase current	Amperes [A] (primary)
ICSPMA	Synchrophasor current angle, C-Phase, Terminal S	Degrees [°] (±180°)
ICSPMAD	Synchrophasor current angle, C-Phase, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
ICSPMI	Synchrophasor current imaginary component, C-Phase, Terminal S	Amperes [A] (primary)
ICSPMID	Synchrophasor current imaginary component, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
ICSPMM	Synchrophasor current magnitude, C-Phase, Terminal S	Amperes [A] (primary)
ICSPMMD	Synchrophasor current magnitude, C-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 11 of 19)

Label	Description	Units
ICSPMR	Synchrophasor current real component, C-Phase, Terminal S	Amperes [A] (primary)
ICSPMRD	Synchrophasor current real component, C-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
ICWDCM	DC component of local Terminal W current, C-Phase	Per unit [pu]
ICWFA	C-Phase, Terminal W, filtered current, angle	Degrees [°] (±180°)
ICWFI	C-Phase, Terminal W, filtered current, imaginary component	Amperes [A] (secondary)
ICWFM	C-Phase, Terminal W, filtered current, magnitude	Amperes [A] (secondary)
ICWFR	C-Phase, Terminal W, filtered current, real component	Amperes [A] (secondary)
ICWPMA	Synchrophasor current angle, C-Phase, Terminal W	Degrees [°] (±180°)
ICWPMAD	Synchrophasor current angle, C-Phase, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
ICWPMI	Synchrophasor current imaginary component, C-Phase, Terminal W	Amperes [A] (primary)
ICWPMID	Synchrophasor current imaginary component, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
ICWPMM	Synchrophasor current magnitude, C-Phase, Terminal W	Amperes [A] (primary)
ICWPMMD	Synchrophasor current magnitude, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
ICWPMR	Synchrophasor current real component, C-Phase, Terminal W	Amperes [A] (primary)
ICWPMRD	Synchrophasor current real component, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
ICXDCM	DC component of local Terminal X current, C-Phase	Per unit [pu]
ICXFA	C-Phase, Terminal X, filtered current, angle	Degrees [°] (±180°)
ICXFI	C-Phase, Terminal X, filtered current, imaginary component	Amperes [A] (secondary)
ICXFM	C-Phase, Terminal X, filtered current, magnitude	Amperes [A] (secondary)
ICXFR	C-Phase, Terminal X, filtered current, real component	Amperes [A] (secondary)
ICXPMA	Synchrophasor current angle, C-Phase, Terminal X	Degrees [°] (±180°)
ICXPMAD	Synchrophasor current angle, C-Phase, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
ICXPMI	Synchrophasor current imaginary component, C-Phase, Terminal X	Amperes [A] (primary)
ICXPMID	Synchrophasor current imaginary component, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
ICXPMM	Synchrophasor current magnitude, C-Phase, Terminal X	Amperes [A] (primary)
ICXPMMD	Synchrophasor current magnitude, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
ICXPMR	Synchrophasor current real component, C-Phase, Terminal X	Amperes [A] (primary)
ICXPMRD	Synchrophasor current real component, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IGD	Demand zero-sequence current	Amperes [A] (primary)
IGPKD	Peak demand zero-sequence current	Amperes [A] (primary)
IPFIM	Filtered instantaneous polarizing current magnitude	Amperes [A] (secondary)
L3I2A	10-cycle average negative-sequence current angle (line)	Degrees [°] (±180°)
L3I2FIA	Negative-sequence instantaneous current angle	Degrees [°] (±180°)
L3I2FIM	Negative-sequence instantaneous current magnitude	Amperes [A] (secondary)
L3I2M	10-cycle average negative-sequence current magnitude (line)	Amperes [A] (primary)
LI1A	10-cycle average positive-sequence current angle (line)	Degrees [°] (±180°)
LI1FIA	Positive-sequence instantaneous current angle	Degrees [°] (±180°)
LI1FIM	Positive-sequence instantaneous current magnitude	Amperes [A] (secondary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 12 of 19)

Label	Description	Units
LI1M	10-cycle average positive-sequence current magnitude (line)	Amperes [A] (primary)
LIAFA	A-Phase 10-cycle average fundamental current angle (line)	Degrees [°] (±180°)
LIAFIA	A-Phase filtered instantaneous current angles	Degrees [°] (±180°)
LIAFIM	Filtered instantaneous A-Phase current magnitude	Amperes [A] (secondary)
LIAFM	A-Phase 10-cycle average fundamental current magnitude (line)	Amperes [A] (primary)
LIARMS	A-Phase 10-cycle average rms current (line)	Amperes [A] (primary)
LIBFA	B-Phase 10-cycle average fundamental current angle (line)	Degrees [°] (±180°)
LIBFIA	B-Phase filtered instantaneous current angles	Degrees [°] (±180°)
LIBFIM	Filtered instantaneous B-Phase current magnitude	Amperes [A] (secondary)
LIBFM	B-Phase 10-cycle average fundamental current magnitude (line)	Amperes [A] (primary)
LIBRMS	B-Phase 10-cycle average rms current (line)	Amperes [A] (primary)
LICFA	C-Phase 10-cycle average fundamental current angle (line)	Degrees [°] (±180°)
LICFIA	C-Phase filtered instantaneous current angles	Degrees [°] (±180°)
LICFIM	Filtered instantaneous C-Phase current magnitude	Amperes [A] (secondary)
LICFM	C-Phase 10-cycle average fundamental current magnitude (line)	Amperes [A] (primary)
LICRMS	C-Phase 10-cycle average rms current (line)	Amperes [A] (primary)
LIGA	10-cycle average zero-sequence current angle (line)	Degrees [°] (±180°)
LIGFIA	Zero-sequence instantaneous current angle	Degrees [°] (±180°)
LIGFIM	Zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
LIGM	10-cycle average zero-sequence current magnitude (line)	Amperes [A] (primary)
LIMAXM	Filtered instantaneous maximum phase current magnitude	Amperes [A] (secondary)
MAB, MBC, MCA	Mho phase-to-phase impedance calculation	Ohms [Ω] (secondary)
MAGF, MBGF, MCGF	Forward mho ground impedance calculation (excludes Zone 1)	Ohms [Ω] (secondary)
MAGR, MBGR, MCGR	Reverse mho ground impedance calculation (all reverse zones)	Ohms [Ω] (secondary)
MAGZ1, MBGZ1, MCGZ1	Zone 1 mho ground impedance calculation	Ohms [Ω] (secondary)
MB1A	Channel A received MIRRORED BITS analog values	N/A
MB1B	Channel B received MIRRORED BITS analog values	N/A
MB2A	Channel A received MIRRORED BITS analog values	N/A
MB2B	Channel B received MIRRORED BITS analog values	N/A
MB3A	Channel A received MIRRORED BITS analog values	N/A
MB3B	Channel B received MIRRORED BITS analog values	N/A
MB4A	Channel A received MIRRORED BITS analog values	N/A
MB4B	Channel B received MIRRORED BITS analog values	N/A
MB5A	Channel A received MIRRORED BITS analog values	N/A
MB5B	Channel B received MIRRORED BITS analog values	N/A
MB6A	Channel A received MIRRORED BITS analog values	N/A
MB6B	Channel B received MIRRORED BITS analog values	N/A
MB7A	Channel A received MIRRORED BITS analog values	N/A
MB7B	Channel B received MIRRORED BITS analog values	N/A

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 13 of 19)

Label	Description	Units
MWHAIN	Negative (import) A-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHAOUT	Positive (export) A-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHAT	Total A-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHBIN	Negative (import) B-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHBOUT	Positive (export) B-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHBT	Total B-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHCIN	Negative (import) C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHCOUT	C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHCT	C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
NEW_SRC	Selected high-accuracy time source	N/A
NVS1M, NVS2M	Normalized Synchronizing Voltage Breaker 1, 2	Volts [V] (secondary)
PA	Real A-Phase power	Megawatts [MW] (primary)
PA_F	A-Phase fundamental real power	Megawatts [MW] (primary)
PAD	Demand A-Phase real power	Megawatts [MW] (primary)
PAPKD	Peak demand A-Phase real power	Megawatts [MW] (primary)
PB	Real B-Phase power	Megawatts [MW] (primary)
PB_F	B-Phase fundamental real power	Megawatts [MW] (primary)
PBD	Demand B-Phase real power	Megawatts [MW] (primary)
PBPKD	Peak demand B-Phase real power	Megawatts [MW] (primary)
PC	Real C-Phase power	Megawatts [MW] (primary)
PC_F	C-Phase fundamental real power	Megawatts [MW] (primary)
PCD	Demand C-Phase real power	Megawatts [MW] (primary)
PCN01CV–PCN32CV	Protection SELOGIC counter current value	N/A
PCN01PV–PCN32PV	Protection SELOGIC counter preset value	N/A
PCPKD	Peak demand C-Phase real power	Megawatts [MW] (primary)
PCT01DO–PCT32DO	Protection SELOGIC conditioning timer dropout time	Cycles
PCT01PU–PCT32PU	Protection SELOGIC conditioning timer pickup time	Cycles
PFA, PFB, PFC	A-Phase, B-Phase, C-Phase power factor	N/A
PMV01–PMV64	Protection SELOGIC math variable	N/A
PST01ET–PST32ET	Protection SELOGIC sequencing timer elapsed time	Cycles
PST01PT–PST32PT	Protection SELOGIC sequencing timer preset time	Cycles
PTPDSJI	PTP 100PPS data stream jitter in µs	Microseconds [µs]
PTPMCC	PTP master clock class enumerated value	N/A
PTPOTJS	Slow converging PTP ON TIME marker jitter in µs, fine accuracy	Microseconds [µs]
PTPOTJF	Fast converging PTP ON TIME marker jitter in µs, course accuracy	Microseconds [µs]

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 14 of 19)

Label	Description	Units
PTPOFST	Raw clock offset between PTP master and relay time	ns
PTPPORT	Active PTP port number	N/A
PTPSTEN	PTP port state enumerated value	Microseconds [µs]
PTPTBTW	Time between PTP 100PPS pulses in µs	Microseconds [µs]
PTRY	Y-Potential transformer ratio setting (divided by 1000)	N/A
PTRZ	Z-Potential transformer ratio setting (divided by 1000)	N/A
QA_F	A-Phase fundamental reactive power	Megavars [MVAR] (primary)
QAD	Demand A-Phase reactive power	Megavars [MVAR] (primary)
QAPKD	Peak demand A-Phase reactive power	Megavars [MVAR] (primary)
QB_F	B-Phase fundamental reactive power	Megavars [MVAR] (primary)
QBD	Demand B-Phase reactive power	Megavars [MVAR] (primary)
QBPKD	Peak demand B-Phase reactive power	Megavars [MVAR] (primary)
QC_F	C-Phase fundamental reactive power	Megavars [MVAR] (primary)
QCD	Demand C-Phase reactive power	Megavars [MVAR] (primary)
QCPKD	Peak demand C-Phase reactive power	Megavars [MVAR] (primary)
RA001–RA256	Remote analogs	N/A
RAO01–RAO64	Remote analog output	N/A
RLYTEMP	Relay temperature (temperature of the enclosure)	°C (degrees Celsius)
RTCAA01–RTCAA08	Channel A remote synchrophasor analogs (units depends on remote synchrophasor contents)	N/A
RTCAP01–RTCAP32	Channel A remote synchrophasor phasors (units depends on remote synchrophasor contents)	N/A
RTCBA01–RTCBA08	Channel B remote synchrophasor analogs (units depends on remote synchrophasor contents)	N/A
RTCBP01– RTCBP32	Channel B remote synchrophasor phasors (units depends on remote synchrophasor contents)	N/A
RTCDFA	Rate-of-change of Channel A remote frequency (from remote synchrophasors)	Hertz/seconds [Hz/s]
RTCDFB	Rate-of-change of Channel B remote frequency (from remote synchrophasors)	Hertz/seconds [Hz/s]
RTCFA	Channel A remote frequency (from remote synchrophasors)	Hertz [Hz]
RTCFB	Channel B remote frequency (from remote synchrophasors)	Hertz [Hz]
RTD01–RTD12	Instantaneous temperatures from external SEL-2600	°C (degrees Celsius)
SA_F, SB_F, SC_F	A-Phase, B-Phase, C-Phase fundamental apparent power	Megavolt-amperes [MVA] (primary)
SCV	Unfiltered swing center voltage	Per unit [pu]
SERDSJI	Serial Port 100PPS data stream jitter	Microseconds [µs]
SEROTJF	Fast converging serial port ON TIME marker jitter, coarse accuracy	Microseconds [µs]
SEROTJS	Slow converging serial port ON TIME marker jitter, fine accuracy	Microseconds [µs]
SERTBTW	Time between serial 100PPS pulses	Microseconds [µs]
SHOT1_1	Total number of 1st shot single-pole recloses	N/A
SHOT1_2	Total number of 2nd shot single-pole recloses	N/A
SHOT1_T	Total number of single-pole reclosing shots issued	N/A
SHOT3_1	Total number of 1st shot three-pole recloses	N/A
SHOT3_2	Total number of 2nd shot three-pole recloses	N/A

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 15 of 19)

Label	Description	Units
SHOT3_3	Total number of 3rd shot three-pole recloses	N/A
SHOT3_4	Total number of 4th shot three-pole recloses	N/A
SHOT3_T	Total number of three-pole recloses	N/A
SLIP1, SLIP2	Synchronism-Check Breaker 1, 2 slip frequency	Hertz [Hz]
SODPM	Second-of-day of the synchrophasor data packet	Seconds [s]
SODPMD	Second of day of the synchrophasor data packet, delayed for RTC alignment	Seconds [s]
SPSHOT	Present value of single-pole shot counter	N/A
SQUAL	IRIG-B synchronization accuracy	Microseconds [µs]
TE	Time error	Seconds [s]
TECORR	Time error correction preload value	Seconds [s]
THR	UTC time, hour (0–23)	Hour [hr]
THRL1–THRL3	Thermal element value, Levels 1–3	Per unit (pu)
THTCU1–THTCU3	Thermal element capacity used, Levels 1–3	Percent [%]
THTRIP1–THTRIP3	Thermal element remaining time before trip, Levels 1–3	Seconds [s]
TLHR	Local time, hour (0–23)	Hour [hr]
TLMIN	Local time, minute (0–59)	Minutes [min]
TLMSEC	Local time, milliseconds (0–999)	Milliseconds [ms]
TLODMS	Local time of day in milliseconds (0–86400000)	Milliseconds [ms]
TLNSEC	Local time, nanoseconds (0-999999)	Nanoseconds (ns)
TLSEC	Local time, seconds (0–59)	Seconds [s]
TMIN	UTC time, minute (0–59)	Minutes [min]
TMSEC	UTC time, milliseconds (0–999)	Milliseconds [ms]
TNSEC	UTC time, nanoseconds (0-999999)	Nanoseconds (ns)
TODMS	UTC time of day in milliseconds (0–86400000)	Milliseconds [ms]
TQUAL	Worst-case IRIG-B clock time error	Seconds [s]
TSEC	UTC time, seconds (0–59)	Seconds [s]
TUTC	Offset from IRIG-B time to UTC time	Hour [hr]
TWFLOC	Traveling-wave fault location result	Miles [mi] or Kilometers [km]
UA	A-Phase apparent power	Megavolt-amperes [MVA] (primary)
UAD	Demand A-Phase apparent power	Megavolt-amperes [MVA] (primary)
UAPKD	Peak demand A-Phase apparent power	Megavolt-amperes [MVA] (primary)
UB	B-Phase apparent power	Megavolt-amperes [MVA] (primary)
UBD	Demand B-Phase apparent power	Megavolt-amperes [MVA] (primary)
UBPKD	Peak demand B-Phase apparent power	Megavolt-amperes [MVA] (primary)
UC	C-Phase apparent power	Megavolt-amperes [MVA] (primary)
UCD	Demand C-Phase apparent power	Megavolt-amperes [MVA] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 16 of 19)

Label	Description	Units
UCPKD	Peak demand C-Phase apparent power	Megavolt-amperes [MVA] (primary)
V1A	10-cycle average positive-sequence voltage angle	Degrees [°] (±180°)
V1FIA	Positive-sequence instantaneous voltage angle	Degrees [°] (±180°)
V1FIM	Positive-sequence instantaneous voltage magnitude	Volts [V] (secondary)
V1M	10-cycle average positive-sequence voltage magnitude	Kilovolts [kV] (primary)
V1YPMA	Positive-sequence synchrophasor voltage angle, Terminal Y	Degrees [°] (±180°)
V1YPMAD	Positive-sequence synchrophasor voltage angle, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
V1YPMI	Positive-sequence synchrophasor voltage imaginary component, Terminal Y	Kilovolts [kV] (primary)
V1YPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1YPMM	Positive-sequence synchrophasor voltage magnitude, Terminal Y	Kilovolts [kV] (primary)
V1YPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1YPMR	Positive-sequence synchrophasor voltage real component, Terminal Y	Kilovolts [kV] (primary)
V1YPMRD	Positive-sequence synchrophasor voltage real component, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMA	Positive-sequence synchrophasor voltage angle, Terminal Z	Degrees [°] (±180°)
V1ZPMAD	Positive-sequence synchrophasor voltage angle, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
V1ZPMI	Positive-sequence synchrophasor voltage imaginary component, Terminal Z	Kilovolts [kV] (primary)
V1ZPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMM	Positive-sequence synchrophasor voltage magnitude, Terminal Z	Kilovolts [kV] (primary)
V1ZPMMD	Positive-sequence Synchrophasor voltage magnitude, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMR	Positive-sequence synchrophasor voltage real component, Terminal Z	Kilovolts [kV] (primary)
V1ZPMRD	Positive-sequence synchrophasor voltage real component, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VA1YFA	Terminal Y, positive-sequence filtered voltage, angle	Degrees [°] (±180°)
VA1YFI	Terminal Y, positive-sequence filtered voltage, imaginary component	Volts [V] (secondary)
VA1YFM	Terminal Y, positive-sequence filtered voltage, magnitude	Volts [V] (secondary)
VA1YFR	Terminal Y, positive-sequence filtered voltage, real component	Volts [V] (secondary)
VA1ZFA	Terminal Z, positive-sequence filtered voltage, angle	Degrees [°] (±180°)
VA1ZFI	Terminal Z, positive-sequence filtered voltage, imaginary component	Volts [V] (secondary)
VA1ZFM	Terminal Z, positive-sequence filtered voltage, magnitude	Volts [V] (secondary)
VA1ZFR	Terminal Z, positive-sequence filtered voltage, real component	Volts [V] (secondary)
VABFA	A-Phase 10-cycle average fundamental phase-to-phase voltage angle	Degrees [°] (±180°)
VABFM	A-Phase 10-cycle average fundamental phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VABRMS	A-Phase 10-cycle average rms phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VAFA	A-Phase 10-cycle average fundamental phase voltage angle	Degrees [°] (±180°)
VAFIA	A-Phase filtered instantaneous voltage angles	Degrees [°] (±180°)
VAFIM	Filtered instantaneous A-Phase voltage magnitude	Volts [V] (secondary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 17 of 19)

Label	Description	Units
VAFM	A-Phase 10-cycle average fundamental phase voltage magnitude	Kilovolts [kV] (primary)
VARMS	A-Phase 10-cycle average rms phase-voltage	Kilovolts [kV] (primary)
VAYFA	A-Phase Terminal Y, filtered voltage, angle	Degrees [°] (±180°)
VAYFI	A-Phase Terminal Y, filtered voltage, imaginary component	Volts [V] (secondary)
VAYFM	A-Phase Terminal Y, filtered voltage, magnitude	Volts [V] (secondary)
VAYFR	A-Phase Terminal Y, filtered voltage, real component	Volts [V] (secondary)
VAYPMA	Synchrophasor voltage angle, A-Phase, Terminal Y	Degrees [°] (±180°)
VAYPMAD	Synchrophasor voltage angle, A-Phase, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
VAYPMI	Synchrophasor voltage imaginary component, A-Phase, Terminal Y	Kilovolts [kV] (primary)
VAYPMID	Synchrophasor voltage imaginary component, A-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAYPMM	Synchrophasor voltage magnitude, A-Phase, Terminal Y	Kilovolts [kV] (primary)
VAYPMMD	Synchrophasor voltage magnitude, A-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAYPMR	Synchrophasor voltage real component, A-Phase, Terminal Y	Kilovolts [kV] (primary)
VAYPMRD	Synchrophasor voltage real component, A-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZFA	A-Phase, Terminal Z, filtered voltage, angle	Degrees [°] (±180°)
VAZFI	A-Phase, Terminal Z, filtered voltage, imaginary component	Volts [V] (secondary)
VAZFM	A-Phase, Terminal Z, filtered voltage, magnitude	Volts [V] (secondary)
VAZFR	A-Phase, Terminal Z, filtered voltage, real component	Volts [V] (secondary)
VAZPMA	Synchrophasor voltage angle, A-Phase, Terminal Z	Degrees [°] (±180°)
VAZPMAD	Synchrophasor voltage angle, A-Phase, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
VAZPMI	Synchrophasor voltage imaginary component, A-Phase, Terminal Z	Kilovolts [kV] (primary)
VAZPMID	Synchrophasor voltage imaginary component, A-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZPMM	Synchrophasor voltage magnitude, A-Phase, Terminal Z	Kilovolts [kV] (primary)
VAZPMMD	Synchrophasor voltage magnitude, A-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZPMR	Synchrophasor voltage real component, A-Phase, Terminal Z	Kilovolts [kV] (primary)
VAZPMRD	Synchrophasor voltage real component, A-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VBCFA	B-Phase 10-cycle average fundamental phase-to-phase voltage angle	Degrees [°] (±180°)
VBCFM	B-Phase 10-cycle average fundamental phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VBCRMS	B-Phase 10-cycle average rms phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VBFA	B-Phase 10-cycle average fundamental phase voltage angle	Degrees [°] (±180°)
VBFIA	B-Phase filtered instantaneous voltage angles	Degrees [°] (±180°)
VBFIM	Filtered instantaneous B-Phase voltage magnitude	Volts [V] (secondary)
VBFM	B-Phase 10-cycle average fundamental phase voltage magnitude	Kilovolts [kV] (primary)
VBRMS	B-Phase 10-cycle average rms phase-voltage	Kilovolts [kV] (primary)
VBYFA	B-Phase, Terminal Y, filtered voltage, angle	Degrees [°] (±180°)
VBYFI	B-Phase, Terminal Y, filtered voltage, imaginary component	Volts [V] (secondary)
VBYFM	B-Phase, Terminal Y, filtered voltage, magnitude	Volts [V] (secondary)
VBYFR	B-Phase, Terminal Y, filtered voltage, real component	Volts [V] (secondary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 18 of 19)

Label	Description	Units
VBYPMA	Synchrophasor voltage angle, B-Phase, Terminal Y	Degrees [°] (±180°)
VBYPMAD	Synchrophasor voltage angle, B-Phase, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
VBYPMI	Synchrophasor voltage imaginary component, B-Phase, Terminal Y	Kilovolts [kV] (primary)
VBYPMID	Synchrophasor voltage imaginary component, B-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VBYPMM	Synchrophasor voltage magnitude, B-Phase, Terminal Y	Kilovolts [kV] (primary)
VBYPMMD	Synchrophasor voltage magnitude, B-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VBYPMR	Synchrophasor voltage real component, B-Phase, Terminal Y	Kilovolts [kV] (primary)
VBYPMRD	Synchrophasor voltage real component, B-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VBZFA	B-Phase, Terminal Z, filtered voltage, angle	Degrees [°] (±180°)
VBZFI	B-Phase, Terminal Z, filtered voltage, imaginary component	Volts [V] (secondary)
VBZFM	B-Phase, Terminal Z, filtered voltage, magnitude	Volts [V] (secondary)
VBZFR	B-Phase, Terminal Z, filtered voltage, real component	Volts [V] (secondary)
VBZPMA	Synchrophasor voltage angle, B-Phase, Terminal Z	Degrees [°] (±180°)
VBZPMAD	Synchrophasor voltage angle, B-Phase, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
VBZPMI	Synchrophasor voltage imaginary component, B-Phase, Terminal Z	Kilovolts [kV] (primary)
VBZPMID	Synchrophasor voltage imaginary component, B-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VBZPMM	Synchrophasor voltage magnitude, B-Phase, Terminal Z	Kilovolts [kV] (primary)
VBZPMMD	Synchrophasor voltage magnitude, B-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VBZPMR	Synchrophasor voltage real component, B-Phase, Terminal Z	Kilovolts [kV] (primary)
VBZPMRD	Synchrophasor voltage real component, B-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VCAFA	C-Phase 10-cycle average fundamental phase-to-phase voltage angle	Degrees [°] (±180°)
VCAFM	C-Phase 10-cycle average fundamental phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VCARMS	C-Phase 10-cycle average rms phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VCFA	C-Phase 10-cycle average fundamental phase voltage angle	Degrees [°] (±180°)
VCFIA	C-Phase filtered instantaneous voltage angles	Degrees [°] (±180°)
VCFIM	Filtered instantaneous C-Phase voltage magnitude	Volts [V] (secondary)
VCFM	C-Phase 10-cycle average fundamental phase voltage magnitude	Kilovolts [kV] (primary)
VCRMS	C-Phase 10-cycle average rms phase-voltage	Kilovolts [kV] (primary)
VCYFA	C-Phase, Terminal Y, filtered voltage, angle	Degrees [°] (±180°)
VCYFI	C-Phase, Terminal Y, filtered voltage, imaginary component	Volts [V] (secondary)
VCYFM	C-Phase, Terminal Y, filtered voltage, magnitude	Volts [V] (secondary)
VCYFR	C-Phase, Terminal Y, filtered voltage, real component	Volts [V] (secondary)
VCYPMA	Synchrophasor voltage angle, C-Phase, Terminal Y	Degrees [°] (±180°)
VCYPMAD	Synchrophasor voltage angle, C-Phase, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
VCYPMI	Synchrophasor voltage imaginary component, C-Phase, Terminal Y	Kilovolts [kV] (primary)
VCYPMID	Synchrophasor voltage imaginary component, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VCYPMM	Synchrophasor voltage magnitude, C-Phase, Terminal Y	Kilovolts [kV] (primary)
VCYPMMD	Synchrophasor voltage magnitude, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)

Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 19 of 19)

Label	Description	Units
VCYPMR	Synchrophasor voltage real component, C-Phase, Terminal Y	Kilovolts [kV] (primary)
VCYPMRD	Synchrophasor voltage real component, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VCZFA	C-Phase, Terminal Z, filtered voltage, angle	Degrees [°] (±180°)
VCZFI	C-Phase, Terminal Z, filtered voltage, imaginary component	Volts [V] (secondary)
VCZFM	C-Phase, Terminal Z, filtered voltage, magnitude	Volts [V] (secondary)
VCZFR	C-Phase, Terminal Z, filtered voltage, real component	Volts [V] (secondary)
VCZPMA	Synchrophasor voltage angle, C-Phase, Terminal Z	Degrees [°] (±180°)
VCZPMAD	Synchrophasor voltage angle, C-Phase, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
VCZPMI	Synchrophasor voltage imaginary component, C-Phase, Terminal Z	Kilovolts [kV] (primary)
VCZPMID	Synchrophasor voltage imaginary component, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VCZPMM	Synchrophasor voltage magnitude, C-Phase, Terminal Z	Kilovolts [kV] (primary)
VCZPMMD	Synchrophasor voltage magnitude, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VCZPMR	Synchrophasor voltage real component, C-Phase, Terminal Z	Kilovolts [kV] (primary)
VCZPMRD	Synchrophasor voltage real component, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VNMAXF	Instantaneous filtered maximum phase-to-neutral voltage magnitude	Volts [V] (secondary)
VNMINF	Instantaneous filtered minimum phase-to-neutral voltage magnitude	Volts [V] (secondary)
VP1M	Synchronism-check polarizing voltage magnitude, Breaker 1	Volts [V] (secondary)
VP2M	Synchronism-check polarizing voltage magnitude, Breaker 2	Volts [V] (secondary)
VPM	Synchronism-check polarizing voltage magnitude	Volts [V] (secondary)
VPMAXF	Instantaneous filtered maximum phase-to-phase voltage magnitude	Volts [V] (secondary)
VPMINF	Instantaneous filtered minimum phase-to-phase voltage magnitude	Volts [V] (secondary)
Z1FA	Positive-sequence instantaneous impedance angle	Degrees [°] (±180°)
Z1FM	Positive-sequence instantaneous impedance magnitude	Ohms [Ω] (secondary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 1 of 15)

Label	Description	Units
Instantaneous Currents and Voltages (After Source Selection)		
3V0FIA	Zero-sequence instantaneous voltage angle	Degrees [°] (±180°)
3V0FIM	Zero-sequence instantaneous voltage magnitude	Volts [V] (secondary)
3V2FIA	Negative-sequence instantaneous voltage angle	Degrees [°] (±180°)
3V2FIM	Negative-sequence instantaneous voltage magnitude	Volts [V] (secondary)
B1IGFIM	Breaker 1 zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
B2IGFIM	Breaker 2 zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
B1IAFIM, B1IBFIM, B1ICFIM	Breaker 1 filtered instantaneous A-Phase, B-Phase, C-Phase current magnitude	Amperes [A] (secondary)
B2IAFIM, B2IBFIM, B2ICFIM	Breaker 2 filtered instantaneous A-Phase, B-Phase, C-Phase current magnitude	Amperes [A] (secondary)
B1IMAXM	Breaker 1 maximum filtered instantaneous breaker phase current magnitude	Amperes [A] (secondary)
B2IMAXM	Breaker 2 maximum filtered instantaneous breaker phase current magnitude	Amperes [A] (secondary)
IPFIM	Filtered instantaneous polarizing current magnitude	Amperes [A] (secondary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 2 of 15)

Label	Description	Units
L3I2FIA	Negative-sequence instantaneous current angle	Degrees [°] (±180°)
L3I2FIM	Negative-sequence instantaneous current magnitude	Amperes [A] (secondary)
LI1FIA	Positive-sequence instantaneous current angle	Degrees [°] (±180°)
LI1FIM	Positive-sequence instantaneous current magnitude	Amperes [A] (secondary)
LIAFIA, LIBFIA, LICFIA	A-Phase, B-Phase, C-Phase filtered instantaneous current angles	Degrees [°] (±180°)
LIAFIM, LIBFIM, LICFIM	Filtered instantaneous A-Phase, B-Phase, C-Phase current magnitude	Amperes [A] (secondary)
LIGFIA	Zero-sequence instantaneous current angle	Degrees [°] (±180°)
LIGFIM	Zero-sequence instantaneous current magnitude	Amperes [A] (secondary)
LIMAXM	Filtered instantaneous maximum phase current magnitude	Amperes [A] (secondary)
VAFIM, VBFIM, VCFIM	Filtered instantaneous A-Phase, B-Phase, C-Phase voltage magnitude	Volts [V] (secondary)
VAFIA, VBFIA, VCFIA	A-Phase, B-Phase, C-Phase filtered instantaneous voltage angles	Degrees [°] (±180°)
V1FIA	Positive-sequence instantaneous voltage angle	Degrees [°] (±180°)
V1FIM	Positive-sequence instantaneous voltage magnitude	Volts [V] (secondary)
Z1FA	Positive-sequence instantaneous impedance angle	Degrees [°] (±180°)
Z1FM	Positive-sequence instantaneous impedance magnitude	Ohms [ohm] (secondary)
Real and Imaginary Analog Quantities		
3IA2WFR	Terminal W, negative-sequence filtered current, real component	Amperes [A] (secondary)
3IA2XFR	Terminal X, negative-sequence filtered current, real component	Amperes [A] (secondary)
3IA2WFI	Terminal W, negative-sequence filtered current, imaginary component	Amperes [A] (secondary)
3IA2XFI	Terminal X, negative-sequence filtered current, imaginary component	Amperes [A] (secondary)
3I0WFR	Terminal W, zero-sequence filtered current, real component	Amperes [A] (secondary)
3I0XFR	Terminal X, zero-sequence filtered current, real component	Amperes [A] (secondary)
3I0WFI	Terminal W, zero-sequence filtered current, imaginary component	Amperes [A] (secondary)
3I0XFI	Terminal X, zero-sequence filtered current, imaginary component	Amperes [A] (secondary)
3VA2YFI	Terminal Y, negative-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3VA2YFR	Terminal Y, negative-sequence filtered voltage, real component	Volts [V] (secondary)
3VA2ZFI	Terminal Z, negative-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3VA2ZFR	Terminal Z, negative-sequence filtered voltage, real component	Volts [V] (secondary)
3V0YFI	Terminal Y, zero-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3V0YFR	Terminal Y, zero-sequence filtered voltage, real component	Volts [V] (secondary)
3V0ZFI	Terminal Z, zero-sequence filtered voltage, imaginary component	Volts [V] (secondary)
3V0ZFR	Terminal Z, zero-sequence filtered voltage, real component	Volts [V] (secondary)
IAWFI, IBWFI, ICWFI	A-Phase, B-Phase, C-Phase Terminal W, filtered current, imaginary component	Amperes [A] (secondary)
IAWFR, IBWFR, ICWFR	A-Phase, B-Phase, C-Phase Terminal W, filtered current, real component	Amperes [A] (secondary)
IAXFI, IBXFI, ICXFI	A-Phase, B-Phase, C-Phase Terminal X, filtered current, imaginary component	Amperes [A] (secondary)
IAXFR, IBXFR, ICXFR	A-Phase, B-Phase, C-Phase Terminal X, filtered current, real component	Amperes [A] (secondary)
VAYFI, VBYFI, VCYFI	A-Phase, B-Phase, C-Phase, Terminal Y, filtered voltage, imaginary component	Volts [V] (secondary)
VAYFR, VBYFR, VCYFR	A-Phase, B-Phase, C-Phase, Terminal Y, filtered voltage, real component	Volts [V] (secondary)
VAZFI, VBZFI, VCZFI	A-Phase, B-Phase, C-Phase, Terminal Z, filtered voltage, imaginary component	Volts [V] (secondary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 3 of 15)

Label	Description	Units
VAZFR, VBZFR, VCZFR	A-Phase, B-Phase, C-Phase, Terminal Z, filtered voltage, real component	Volts [V] (secondary)
IA1WFI	Terminal W, positive-sequence filtered current, imaginary component	Amperes [A] (secondary)
IA1WFR	Terminal W, positive-sequence filtered current, real component	Amperes [A] (secondary)
IA1XFI	Terminal X, positive-sequence filtered current, imaginary component	Amperes [A] (secondary)
IA1XFR	Terminal X, positive-sequence filtered current, real component	Amperes [A] (secondary)
VA1YFI	Terminal Y, positive-sequence filtered voltage, imaginary component	Volts [V] (secondary)
VA1YFR	Terminal Y, positive-sequence filtered voltage, real component	Volts [V] (secondary)
VA1ZFI	Terminal Z, positive-sequence filtered voltage, imaginary component	Volts [V] (secondary)
VA1ZFR	Terminal Z, positive-sequence filtered voltage, real component	Volts [V] (secondary)
IAWFM, IBWFM, ICWFM	A-Phase, B-Phase, C-Phase, Terminal W, filtered current, magnitude	Amperes [A] (secondary)
IAXFM, IBXFM, ICXFM	A-Phase, B-Phase, C-Phase, Terminal X, filtered current, magnitude	Amperes [A] (secondary)
VAYFM, VBYFM, VCYFM	A-Phase, B-Phase, C-Phase, Terminal Y, filtered voltage, magnitude	Volts [V] (secondary)
VAZFM, VBZFM, VCZFM	A-Phase, B-Phase, C-Phase, Terminal Z, filtered voltage, magnitude	Volts [V] (secondary)
IA1WFM	Terminal W, positive-sequence filtered current, magnitude	Amperes [A] (secondary)
IA1XFM	Terminal X, positive-sequence filtered current, magnitude	Amperes [A] (secondary)
VA1YFM	Terminal Y, positive-sequence filtered voltage, magnitude	Volts [V] (secondary)
VA1ZFM	Terminal Z, positive-sequence filtered voltage, magnitude	Volts [V] (secondary)
3IA2WFM	Terminal W, negative-sequence filtered current, magnitude	Amperes [A] (secondary)
3IA2XFM	Terminal X, negative-sequence filtered current, magnitude	Amperes [A] (secondary)
3VA2YFM	Terminal Y, negative-sequence filtered voltage, magnitude	Volts [V] (secondary)
3VA2ZFM	Terminal Z, negative-sequence filtered voltage, magnitude	Volts [V] (secondary)
3I0WFM	Terminal W, zero-sequence filtered current, magnitude	Amperes [A] (secondary)
3I0XFM	Terminal X, zero-sequence filtered current, magnitude	Amperes [A] (secondary)
3V0YFM	Terminal Y, zero-sequence filtered voltage, magnitude	Volts [V] (secondary)
3V0ZFM	Terminal Z, zero-sequence filtered voltage, magnitude	Volts [V] (secondary)
IAWFA, IBWFA, ICWFA	A-Phase, B-Phase, C-Phase, Terminal W, filtered current, angle	Degrees [°] (±180°)
IAXFA, IBXFA, ICXFA	A-Phase, B-Phase, C-Phase, Terminal X, filtered current, angle	Degrees [°] (±180°)
VAYFA, VBYFA, VCYFA	A-Phase, B-Phase, C-Phase, Terminal Y, filtered voltage, angle	Degrees [°] (±180°)
VAZFA, VBZFA, VCZFA	A-Phase, B-Phase, C-Phase, Terminal Z, filtered voltage, angle	Degrees [°] (±180°)
IA1WFA	Terminal W, positive-sequence filtered current, angle	Degrees [°] (±180°)
IA1XFA	Terminal X, positive-sequence filtered current, angle	Degrees [°] (±180°)
VA1YFA	Terminal Y, positive-sequence filtered voltage, angle	Degrees [°] (±180°)
VA1ZFA	Terminal Z, positive-sequence filtered voltage, angle	Degrees [°] (±180°)
3IA2WFA	Terminal W, negative-sequence filtered current, angle	Degrees [°] (±180°)
3IA2XFA	Terminal X, negative-sequence filtered current, angle	Degrees [°] (±180°)
3VA2YFA	Terminal Y, negative-sequence filtered voltage, angle	Degrees [°] (±180°)
3VA2ZFA	Terminal Z, negative-sequence filtered voltage, angle	Degrees [°] (±180°)
3I0WFA	Terminal W, zero-sequence filtered current, angle	Degrees [°] (±180°)
3I0XFA	Terminal X, zero-sequence filtered current, angle	Degrees [°] (±180°)
3V0YFA	Terminal Y, zero-sequence filtered voltage, angle	Degrees [°] (±180°)
3V0ZFA	Terminal Z, zero-sequence filtered voltage, angle	Degrees [°] (±180°)

Table 12.2 Analog Quantities Sorted by Function (Sheet 4 of 15)

Label	Description	Units
Current and Potential Transformer Ratios		
CTRW	Current transformer ratio, W-Terminal	N/A
CTRX	Current transformer ratio, X-Terminal	N/A
PTRY	Y-Potential transformer ratio setting (divided by 1000)	N/A
PTRZ	Z-Potential transformer ratio setting (divided by 1000)	N/A
10-Cycle Averaged Fundamental Current and Voltage Magnitudes		
3V0A	10-cycle average zero-sequence voltage angle	Degrees [°] (±180°)
3V0M	10-cycle average zero-sequence voltage magnitude	Kilovolts [kV] (primary)
3V2A	10-cycle average negative-sequence voltage angle	Degrees [°] (±180°)
3V2M	10-cycle average negative-sequence voltage magnitude	Kilovolts [kV] (primary)
B1IAFA, B1IBFA, B1ICFA	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase current angle (Breaker 1)	Degrees [°] (±180°)
B1IAFM, B1IBFM, B1ICFM	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase current magnitude (Breaker 1)	Amperes [A] (primary)
B2IAFA, B2IBFA, B2ICFA	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase current angle (Breaker 2)	Degrees [°] (±180°)
B2IAFM, B2IBFM, B2ICFM	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase current magnitude (Breaker 2)	Amperes [A] (primary)
B1IARMS, B1IBRMS, B1ICRMS	A-Phase, B-Phase, C-Phase 10-cycle average rms phase current (Breaker 1)	Amperes [A] (primary)
B2IARMS, B2IBRMS, B2ICRMS	A-Phase, B-Phase, C-Phase 10-cycle average rms phase current (Breaker 2)	Amperes [A] (primary)
L3I2A	10-cycle average negative-sequence current angle (line)	Degrees [°] (±180°)
L3I2M	10-cycle average negative-sequence current magnitude (line)	Amperes [A] (primary)
LI1A	10-cycle average positive-sequence current angle (line)	Degrees [°] (±180°)
LI1M	10-cycle average positive-sequence current magnitude (line)	Amperes [A] (primary)
LIAFA, LIBFA, LICFA	A-Phase, B-Phase, C-Phase 10-cycle average fundamental current angle (line)	Degrees [°] (±180°)
LIAFM, LIBFM, LICFM	A-Phase, B-Phase, C-Phase 10-cycle average fundamental current magnitude (line)	Amperes [A] (primary)
LIARMS, LIBRMS, LICRMS	A-Phase, B-Phase, C-Phase 10-cycle average rms current (line)	Amperes [A] (primary)
LIGA	10-cycle average zero-sequence current angle (line)	Degrees [°] (±180°)
LIGM	10-cycle average zero-sequence current magnitude (line)	Amperes [A] (primary)
V1A	10-cycle average positive-sequence voltage angle	Degrees [°] (±180°)
V1M	10-cycle average positive-sequence voltage magnitude	Kilovolts [kV] (primary)
VABFA, VBCFA, VCAFA	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase-to-phase voltage angle	Degrees [°] (±180°)
VABFM, VBCFM, VCAFM	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VABRMS, VBCRMS, VCARMS	A-Phase, B-Phase, C-Phase 10-cycle average rms phase-to-phase voltage magnitude	Kilovolts [kV] (primary)
VAFA, VBFA, VCFA	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase voltage angle	Degrees [°] (±180°)
VAFM, VBFM, VCFM	A-Phase, B-Phase, C-Phase 10-cycle average fundamental phase voltage magnitude	Kilovolts [kV] (primary)
VARMS, VBRMS, VCRMS	A-Phase, B-Phase, C-Phase 10-cycle average rms phase voltage	Kilovolts [kV] (primary)
VNMAXF	Instantaneous filtered maximum phase-to-neutral voltage magnitude	Volts [V] (secondary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 5 of 15)

Label	Description	Units
VNMINF	Instantaneous filtered minimum phase-to-neutral voltage magnitude	Volts [V] (secondary)
VPMAXF	Instantaneous filtered maximum phase-to-phase voltage magnitude	Volts [V] (secondary)
VPMINF	Instantaneous filtered minimum phase-to-phase voltage magnitude	Volts [V] (secondary)
Apparent, Real, and Reactive Power		
3DPF	Three-phase displacement power factor	N/A
3P	Three-phase real power	Megawatts [MW] (primary)
3P_F	Fundamental real power (three-phase)	Megawatts [MW] (primary)
3PF	Three-phase power factor	N/A
3Q_F	Fundamental reactive three-phase power	Megavars [MVAR] (primary)
3S_F	Fundamental apparent three-phase power	Megavolt-amperes [MVA] (primary)
3U	Apparent three-phase power	Megavolt-amperes [MVA] (primary)
DPFA, DPFB, DPFC	A-Phase, B-Phase, C-Phase displacement power factor	N/A
PA, PB, PC	Real A-Phase, B-Phase, C-Phase power	Megawatts [MW] (primary)
PA_F, PB_F, PC_F	A-Phase, B-Phase, C-Phase fundamental real power	Megawatts [MW] (primary)
PFA, PFB, PFC	A-Phase, B-Phase, C-Phase power factor	N/A
QA_F, QB_F, QC_F	A-Phase, B-Phase, C-Phase fundamental reactive power	Megavars [MVAR] (primary)
SA_F, SB_F, SC_F	A-Phase, B-Phase, C-Phase fundamental apparent power	Megavolt-amperes [MVA] (primary)
UA, UB, UC	A-Phase, B-Phase, C-Phase apparent power	Megavolt-amperes [MVA] (primary)
Synchronizing Quantities		
ANG1DIF, ANG2DIF	Synchronizing Angle Difference Breaker 1, 2	Degrees [°] (±180°)
NVS1M, NVS2M	Normalized Synchronizing Voltage Breaker 1, 2	Volts [V] (secondary)
SLIP1, SLIP2	Synchronism-Check Breaker 1, 2 slip frequency	Hertz [Hz]
VP1M	Synchronism-check polarizing voltage magnitude, Breaker 1	Volts [V] (secondary)
VP2M	Synchronism-check polarizing voltage magnitude, Breaker 2	Volts [V] (secondary)
VPM	Synchronism-check polarizing voltage magnitude	Volts [V] (secondary)
Overcurrent Elements		
51P01–51P10	51 elements pickup value	Amperes [A] (secondary)
51TD01–51TD10	51 element time dial setting	N/A
Battery Monitoring		
DC1, DC2	Filtered station battery dc voltage	Volts [V]
DC1MAX, DC2MAX	Maximum dc voltage	Volts [V]
DC1MIN, DC2MIN	Minimum dc voltage	Volts [V]
DC1NE, DC2NE	Average negative-to-ground dc voltage	Volts [V]
DC1PO, DC2PO	Average positive-to-ground dc voltage	Volts [V]
DC1RI, DC2RI	AC ripple of dc voltage	Volts [V]
Demand and Peak Demand Quantities		
3I2D	Demand negative-sequence current	Amperes [A] (primary)
3I2PKD	Peak demand negative-sequence current	Amperes [A] (primary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 6 of 15)

Label	Description	Units
3PPKD	Peak demand three-phase real power	Megawatts [MW] (primary)
3PD	Demand three-phase real power	Megawatts [MW] (primary)
3QD	Demand three-phase reactive power	Megavars [MVAR] (primary)
3QPKD	Peak demand three-phase reactive power	Megavars [MVAR] (primary)
3UD	Demand three-phase apparent power	Megavolt-amperes [MVA] (primary)
3UPKD	Peak demand three-phase apparent power	Megavolt-amperes [MVA] (primary)
IAD, IBD, ICD	Demand A-Phase, B-Phase, C-Phase current	Amperes [A] (primary)
IAPKD, IBPKD, ICPKD	Peak demand A-Phase, B-Phase, C-Phase current	Amperes [A] (primary)
IGD	Demand zero-sequence current	Amperes [A] (primary)
IGPKD	Peak demand zero-sequence current	Amperes [A] (primary)
PAD, PBD, PCD	Demand A-Phase, B-Phase, C-Phase real power	Megawatts [MW] (primary)
PAPKD, PBPKD, PCPKD	Peak demand A-Phase, B-Phase, C-Phase real power	Megawatts [MW] (primary)
QAD, QBD, QCD	Demand A-Phase, B-Phase, C-Phase reactive power	Megavars [MVAR] (primary)
QAPKD, QBPKD, QCPKD	Peak demand A-Phase, B-Phase, C-Phase reactive power	Megavars [MVAR] (primary)
UAD, UBD, UCD	Demand A-Phase, B-Phase, C-Phase apparent power	Megavolt-amperes [MVA] (primary)
UAPKD, UBPKD, UCPKD	Peak demand A-Phase, B-Phase, C-Phase apparent power	Megavolt-amperes [MVA] (primary)
Import/Export Power Quantities		
3MWH3T	Total three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
3MWHIN	Negative (import) three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
3MWHOUT	Positive (export) three-phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHAIN, MWHBIN, MWHCIN	Negative (import) A-Phase, B-Phase, C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHAOUT, MWHBOUT, MWHCOUT	Positive (export) A-Phase, B-Phase, C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MWHAT, MWHBT, MWHCT	Total A-Phase, B-Phase, C-Phase energy, megawatt-hours	Megawatt-hour [MWh] (primary)
MHO Calculations		
MAB, MBC, MCA	Mho phase-to-phase impedance calculation	Ohms Ω (secondary)
MAGF, MBGF, MCGF	Forward mho ground calculation (excludes Zone 1)	Ohms Ω (secondary)
MAGR, MBGR, MCGR	Reverse mho ground calculation (all reverse zones)	Ohms Ω (secondary)
MAGZ1, MBGZ1, MCGZ1	Zone 1 mho ground impedance calculation	Ohms Ω (secondary)
MIRRORED BITS		
MB1A–MB7A	A Channel received MIRRORED BITS analog values	N/A
MB1B–MB7B	B Channel received MIRRORED BITS analog values	N/A
Programming		
ACN01CV–ACN32CV	Automation SELOGIC counter current value	N/A
ACN01PV–ACN32PV	Automation SELOGIC counter preset value	N/A
AMV001–AMV256	Automation SELOGIC math variable	N/A

Table 12.2 Analog Quantities Sorted by Function (Sheet 7 of 15)

Label	Description	Units
AST01ET–AST32ET	Automation SELOGIC math sequencing timer elapsed time	Seconds [s]
AST01PT–AST32PT	Automation SELOGIC sequencing timer preset time	Seconds [s]
PCN01CV–PCN32CV	Protection SELOGIC counter current value	N/A
PCN01PV–PCN32PV	Protection SELOGIC counter preset value	N/A
PCT01DO–PCT32DO	Protection SELOGIC conditioning timer dropout time	Cycles
PCT01PU–PCT32PU	Protection SELOGIC conditioning timer pickup time	Cycles
PMV01–PMV64	Protection SELOGIC math variable	N/A
PST01ET–PST32ET	Protection SELOGIC sequencing timer elapsed time	Cycles
PST01PT–PST32PT	Protection SELOGIC sequencing timer preset time	Cycles
Active Group Setting		
ACTGRP	Active group setting	N/A
Breaker Contact Wear		
B1BCWPA, B1BCWPB, B1BCWPC	A-Phase, B-Phase, C-Phase breaker contact wear (Breaker 1)	Percent [%]
B2BCWPA, B2BCWPB, B2BCWPC	A-Phase, B-Phase, C-Phase breaker contact wear (Breaker 2)	Percent [%]
Time and Date Management		
THR	UTC time, hour (0–23)	Hour [hr]
TLHR	Local time, hour (0–23)	Hour [hr]
TLMIN	Local time, minute (0–59	Minutes [min]
TLMSEC	Local time, milliseconds (0–999)	Milliseconds [ms]
TLNSEC	Local time, nanoseconds (0-999999)	Nanoseconds (ns)
TLODMS	Local time of day in milliseconds (0–86400000)	Milliseconds [ms]
TLSEC	Local time, seconds (0–59)	Seconds [s]
TMIN	UTC time, minute (0–59)	Minutes [min]
TMSEC	UTC time, milliseconds (0–999)	Milliseconds [ms]
TNSEC	UTC time, nanoseconds (0-999999)	Nanoseconds (ns)
TODMS	UTC time-of-day in milliseconds (0–86400000)	Milliseconds [ms]
TSEC	UTC time, seconds (0–59)	Seconds [s]
DDOM	Date, day of the month (1–31)	Day
DDOW	Date, day of the week (1-SU,.., 7-SA)	Day
DDOY	Date, day of the year (1–366)	Day
DMON	Date, month (1–12)	Month
DYEAR	Date, year (2000–2200)	Year
Reclosing Relay		
3PSHOT	Present value of three-pole shot counter	N/A
SPSHOT	Present value of single-pole shot counter	N/A
SHOT1_1	Total number of 1st shot single-pole recloses	N/A
SHOT1_2	Total number of 2nd shot single-pole recloses	N/A
SHOT1_T	Total number of single-pole reclosing shots issued	N/A
SHOT3_1	Total number of 1st shot three-pole recloses	N/A
SHOT3_2	Total number of 2nd shot three-pole recloses	N/A

Table 12.2 Analog Quantities Sorted by Function (Sheet 8 of 15)

Label	Description	Units
SHOT3_3	Total number of 3rd shot three-pole recloses	N/A
SHOT3_4	Total number of 4th shot three-pole recloses	N/A
SHOT3_T	Total number of three-pole recloses	N/A
Fault Location		
87LOC	Multi-ended fault location result	Per unit [pu]
CONFLOC	Consolidated fault location result	Miles [mi] or Kilometers [km] (If TW fault location result is valid, the unit is mi/km, otherwise pu)
FLOC	Fault location	Per unit [pu]
TWFLOC	Traveling-wave fault location result	Miles [mi] or Kilometers [km]
RTD		
RTD01–RTD12	Instantaneous temperatures from external SEL-2600	°C (degrees Celsius)
IRIG-B Control Function Bits for Synchrophasor Measurement		
BNCDSJI	BNC port 100PPS data stream jitter	Microseconds [µs]
BNCOTJF	Fast converging BNC port ON TIME marker jitter, coarse accuracy	Microseconds [µs]
BNCOTJS	Slow converging BNC port ON TIME marker jitter, fine accuracy	Microseconds [µs]
CUR_SRC	Current high-accuracy time source	NA
NEW_SRC	Selected high-accuracy time source	NA
SQUAL	IRIG-B synchronization accuracy	Microseconds [µs]
TQUAL	Worst-case IRIG-B clock time error	Seconds [s]
TUTC	Offset from IRIG-B time to UTC time	Hour
SERDSJI	Serial Port 100PPS data stream jitter	Microseconds [µs]
SEROTJF	Fast converging serial port ON TIME marker jitter, coarse accuracy	Microseconds [µs]
SEROTJS	Slow converging serial port ON TIME marker jitter, fine accuracy	Microseconds [µs]
IEEE 1588 PTP Status		
PTPDSJI	PTP 100PPS data stream jitter in µs	Microseconds [µs]
PTPMCC	PTP master clock class enumerated value	N/A
PTPOFST	Raw clock offset between PTP master and relay time	ns
PTPOTJF	Fast converging PTP ON TIME marker jitter in µs, coarse accuracy	Microseconds [µs]
PTPOTJS	Slow converging PTP ON TIME marker jitter in µs, fine accuracy	Microseconds [µs]
PTPPORT	Active PTP port number	N/A
PTPSTEN	PTP port state enumerated value	N/A
PTPTBTW	Time between PTP 100PPS pulses in µs	Microseconds [µs]
Time Error Connection Factor Command		
TE	Time error	Seconds [s]
TECORR	Time error correction preload value	Seconds [s]
Synchrophasor Quantities		
FOSPM	Fraction-of-second of the synchrophasor data packet	Seconds [s]
I1SPMA	Positive-sequence synchrophasor current angle, Terminal S	Degrees [°] (±180°)
I1SPMI	Positive-sequence synchrophasor current imaginary component, Terminal S	Amperes [A] (primary)
I1SPMM	Positive-sequence synchrophasor current magnitude, Terminal S	Amperes [A] (primary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 9 of 15)

Label	Description	Units
I1SPMR	Positive-sequence synchrophasor current real component, Terminal S	Amperes [A] (primary)
I1WPMA	Positive-sequence synchrophasor current angle, Terminal W	Degrees [°] (±180°)
I1WPMI	Positive-sequence synchrophasor current imaginary component, Terminal W	Amperes [A] (primary)
I1WPMM	Positive-sequence synchrophasor current magnitude, Terminal W	Amperes [A] (primary)
I1WPMR	Positive-sequence synchrophasor current real component, Terminal W	Amperes [A] (primary)
I1XPMA	Positive-sequence synchrophasor current angle, Terminal X	Degrees [°] (±180°)
I1XPMI	Positive-sequence synchrophasor current imaginary component, Terminal X	Amperes [A] (primary)
I1XPMM	Positive-sequence synchrophasor current magnitude, Terminal X	Amperes [A] (primary)
I1XPMR	Positive-sequence synchrophasor current real component, Terminal X	Amperes [A] (primary)
IASPMA, IBSPMA, ICSPMA	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal S	Degrees [°] (±180°)
IASPMI, IBSPMI, ICSPMI	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal S	Amperes [A] (primary)
IASPMM, IBSPMM, ICSPMM	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal S	Amperes [A] (primary)
IASPMR, IBSPMR, ICSPMR	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal S	Amperes [A] (primary)
IAWPMA, IBWPMA, ICWPMA	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal W	Degrees [°] (±180°)
IAWPMI, IBWPMI, ICWPMI	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal W	Amperes [A] (primary)
IAWPMM, IBWPMM, ICWPMM	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal W	Amperes [A] (primary)
IAWPMR, IBWPMR, ICWPMR	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal W	Amperes [A] (primary)
IAXPMA, IBXPMA, ICXPMA	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal X	Degrees [°] (±180°)
IAXPMI, IBXPMI, ICXPMI	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal X	Amperes [A] (primary)
IAXPMM, IBXPMM, ICXPMM	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal X	Amperes [A] (primary)
IAXPMR, IBXPMR, ICXPMR	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal X	Amperes [A] (primary)
SODPM	Second-of-day of the synchrophasor data packet	Seconds [s]
V1YPMA	Positive-sequence synchrophasor voltage angle, Terminal Y	Degrees [°] (±180°)
V1YPMI	Positive-sequence synchrophasor voltage imaginary component, Terminal Y	Kilovolts [kV] (primary)
V1YPMM	Positive-sequence synchrophasor voltage magnitude, Terminal Y	Kilovolts [kV] (primary)
V1YPMR	Positive-sequence synchrophasor voltage real component, Terminal Y	Kilovolts [kV] (primary)
V1ZPMA	Positive-sequence synchrophasor voltage angle, Terminal Z	Degrees [°] (±180°)
V1ZPMI	Positive-sequence synchrophasor voltage imaginary component, Terminal Z	Kilovolts [kV] (primary)
V1ZPMM	Positive-sequence synchrophasor voltage magnitude, Terminal Z	Kilovolts [kV] (primary)
V1ZPMR	Positive-sequence synchrophasor voltage real component, Terminal Z	Kilovolts [kV] (primary)
VAYPMA, VBYPMA, VCYPMA	Synchrophasor voltage angle, A-Phase, B-Phase, C-Phase, Terminal Y	Degrees [°] (±180°)
VAYPMI, VBYPMI, VCYPMI	Synchrophasor voltage imaginary component, A-Phase, B-Phase, C-Phase, Terminal Y	Kilovolts [kV] (primary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 10 of 15)

Label	Description	Units
VAYPMM, VBYPMM, VCYPMM	Synchrophasor voltage magnitude, A-Phase, B-Phase, C-Phase, Terminal Y	Kilovolts [kV] (primary)
VAYPMR, VBYPMR, VCYPMR	Synchrophasor voltage real component, A-Phase, B-Phase, C-Phase, Terminal Y	Kilovolts [kV] (primary)
VAZPMA, VBZPMA, VCZPMA	Synchrophasor voltage angle, A-Phase, B-Phase, C-Phase, Terminal Z	Degrees [°] (±180°)
VAZPMI, VBZPMI, VCZPMI	Synchrophasor voltage imaginary component, A-Phase, B-Phase, C-Phase, Terminal Z	Kilovolts [kV] (primary)
VAZPMM, VBZPMM, VCZPMM	Synchrophasor voltage magnitude, A-Phase, B-Phase, C-Phase, Terminal Z	Kilovolts [kV] (primary)
VAZPMR, VBZPMR, VCZPMR	Synchrophasor voltage real component, A-Phase, B-Phase, C-Phase, Terminal Z	Kilovolts [kV] (primary)
Synchrophasor Frequency		
DFDTPM	Rate-of-change of frequency for synchrophasor data	Hertz/seconds [Hz/s]
FREQPM	Frequency for synchrophasor data	Hertz [Hz]
Synchrophasor RTC		
DFDTPMD	Rate-of-change of frequency for synchrophasor data, delayed for RTC alignment	Hertz/seconds [Hz/s]
FOSPMD	Fraction of Second of the synchrophasor data packet, delayed for RTC alignment	Seconds [s]
FREQPMD	Frequency for synchrophasor data, delayed for RTC alignment	Hertz [Hz]
I1SPMAD	Positive-sequence synchrophasor current angle, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
I1SPMID	Positive-sequence synchrophasor current imaginary component, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1SPMMD	Positive-sequence synchrophasor current magnitude, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1SPMRD	Positive-sequence synchrophasor current real component, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
I1WPMAD	Positive-sequence synchrophasor current angle, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
I1WPMID	Positive-sequence synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1WPMMD	Positive-sequence synchrophasor current magnitude, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1WPMRD	Positive-sequence synchrophasor current real component, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
I1XPMAD	Positive-sequence synchrophasor current angle, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
I1XPMID	Positive-sequence synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
I1XPMMD	Positive-sequence synchrophasor current magnitude, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
I1XPMRD	Positive-sequence synchrophasor current real component, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IASPMAD, IBSPMAD, ICSPMAD	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal S, delayed for RTC alignment	Degrees [°] (±180°)
IASPMID, IBSPMID, ICSPMID	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 11 of 15)

Label	Description	Units
IASPMMD, IBSPMMD, ICSPMMD	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
IASPMRD, IBSPMRD, ICSPMRD	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal S, delayed for RTC alignment	Amperes [A] (primary)
IAWPMAD, IBWPMAD, ICWPMAD	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal W, delayed for RTC alignment	Degrees [°] (±180°)
IAWPMID, IBWPMID, ICWPMID	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAWPMMD, IBWPMMD, ICWPMMD	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAWPMRD, IBWPMRD, ICWPMRD	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal W, delayed for RTC alignment	Amperes [A] (primary)
IAXPMAD, IBXPMAD, ICXPMAD	Synchrophasor current angle, A-Phase, B-Phase, C-Phase, Terminal X, delayed for RTC alignment	Degrees [°] (±180°)
IAXPMID, IBXPMID, ICXPMID	Synchrophasor current imaginary component, A-Phase, B-Phase, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IAXPMMD, IBXPMMD, ICXPMMD	Synchrophasor current magnitude, A-Phase, B-Phase, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
IAXPMRD, IBXPMRD, ICXPMRD	Synchrophasor current real component, A-Phase, B-Phase, C-Phase, Terminal X, delayed for RTC alignment	Amperes [A] (primary)
RTCAA01–RTCAA08	Channel A remote synchrophasor analogs (units depends on remote synchrophasor contents)	N/A
RTCAP01–RTCAP32	Channel A remote synchrophasor phasors (units depends on remote synchrophasor contents)	N/A
RTCBA01–RTCBA08	Channel B remote synchrophasor analogs (units depends on remote synchrophasor contents)	N/A
RTCBP01–RTCBP32	Channel B remote synchrophasor phasors (units depends on remote synchrophasor contents)	N/A
RTCDFA	Rate-of-change of Channel A remote frequency (from remote synchrophasors)	Hertz/seconds [Hz/s]
RTCDFB	Rate-of-change of Channel B remote frequency (from remote synchrophasors)	Hertz/seconds [Hz/s]
RTCFA	Channel A remote frequency (from remote synchrophasors)	Hertz [Hz]
RTCFB	Channel B remote frequency (from remote synchrophasors)	Hertz [Hz]
SODPMD	Second of day of the synchrophasor data packet, delayed for RTC alignment	Seconds [s]
V1YPMAD	Positive-sequence synchrophasor voltage angle, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
V1YPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1YPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1YPMRD	Positive-sequence synchrophasor voltage real component, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMAD	Positive-sequence synchrophasor voltage angle, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
V1ZPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMMD	Positive-sequence Synchrophasor voltage magnitude, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
V1ZPMRD	Positive-sequence synchrophasor voltage real component, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)

Table 12.2 Analog Quantities Sorted by Function (Sheet 12 of 15)

Label	Description	Units
VAYPMAD, VBYPMAD, VCYPMAD	Synchrophasor voltage angle, A-Phase, B-Phase, C-Phase, Terminal Y, delayed for RTC alignment	Degrees [°] (±180°)
VAYPMID, VBYPMID, VCYPMID	Synchrophasor voltage imaginary component, A-Phase, B-Phase, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAYPMMD, VBYPMMD, VCYPMMD	Synchrophasor voltage magnitude, A-Phase, B-Phase, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAYPMRD, VBYPMRD, VCYPMRD	Synchrophasor voltage real component, A-Phase, B-Phase, C-Phase, Terminal Y, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZPMAD, VBZPMAD, VCZPMAD	Synchrophasor voltage angle, A-Phase, B-Phase, C-Phase, Terminal Z, delayed for RTC alignment	Degrees [°] (±180°)
VAZPMID, VBZPMID, VCZPMID	Synchrophasor voltage imaginary component, A-Phase, B-Phase, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZPMMD, VBZPMMD, VCZPMMD	Synchrophasor voltage magnitude, A-Phase, B-Phase, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
VAZPMRD, VBZPMRD, VCZPMRD	Synchrophasor voltage real component, A-Phase, B-Phase, C-Phase, Terminal Z, delayed for RTC alignment	Kilovolts [kV] (primary)
Protection Frequency		
FREQ	Tracking frequency	Hertz [Hz]
FREQP	Frequency for under/overfrequency elements	Hertz [Hz]
Remote Analogs		
RA001–RA256	Remote analogs	N/A
RAO01–RAO64	Remote analog output	N/A
Out-of-Step		
SCV	Unfiltered swing center voltage	Per unit [pu]
Relay Temperature		
RLYTEMP	Relay temperature (temperature of the enclosure)	°C (degrees Celsius)
IEC Thermal Analogs		
THRL1–THRL3	Thermal element value, Levels 1–3	Per unit (pu)
THTCU1–THTCU3	Thermal element capacity used, Levels 1–3	Percent [%]
THTRIP1–THTRIP3	Thermal element remaining time before trip, Levels 1–3	Seconds [s]
87 Line Current Analog Quantities		
87APAA, 87APAB, 87APAC	Angle of the equivalent alpha plane, A-Phase, B-Phase, C-Phase	Degrees [°] (±180°)
87APG	Angle of the equivalent alpha plane, zero-sequence	Degrees [°] (±180°)
87APQ	Angle of the equivalent alpha plane, negative-sequence	Degrees [°] (±180°)
87HRAA, 87HRAB, 87HRAC	Angle of the equivalent harmonic-restrained alpha plane, A-Phase, B-Phase, C-Phase	Degrees [°] (±180°)
87I1FM	Positive-sequence differential current magnitude	Per unit [pu]
87IA2M, 87IB2M, 87IC2M	2nd harmonic magnitude of the differential current, A-Phase, B-Phase, C-Phase	Per unit [pu]
87IA4M, 87IB4M, 87IC4M	4th harmonic magnitude of the differential current, A-Phase, B-Phase, C-Phase	Per unit [pu]
87IA5M, 87IB5M, 87IC5M	5th harmonic magnitude of the differential current, A-Phase, B-Phase, C-Phase	Per unit [pu]
87IAFM, 87IBFM, 87ICFM	Differential current magnitude, full-cycle cosine-filtered, A-Phase, B-Phase, C-phase	Per unit [pu]
87IARTM, 87IBRTM, 87ICRTM	Restraining current magnitude in A-Phase, B-Phase, C-Phase	Per unit [pu]

Table 12.2 Analog Quantities Sorted by Function (Sheet 13 of 15)

Label	Description	Units
87IGFM	Zero-sequence differential current (3I0) magnitude, full-cycle cosine-filtered	Per unit [pu]
87IGRTM	Zero-sequence restraining current (3I0)	Per unit [pu]
87IQFM	Negative-sequence differential current (3I2) magnitude, full-cycle cosine-filtered	Per unit [pu]
87IQRTM	Negative-sequence restraining current (3I2)	Per unit [pu]
87KA, 87KB, 87KC	Ratio of the equivalent alpha plane, A-Phase, B-Phase, C-Phase	N/A
87KG	Ratio of the equivalent alpha plane, zero-sequence	N/A
87KHRA, 87KHRB, 87KHRC	Ratio of the equivalent harmonic-restrained alpha plane, A-Phase, B-Phase, C-phase	N/A
87KQ	Ratio of the equivalent alpha plane, negative-sequence	N/A
87MCC	Charging current multiplier	N/A
87WDCT1	Counter of the first stage of the 87L watchdog logic (vector report)	N/A
87WDCT2	Counter of the second stage of the 87L watchdog logic (vector report)	N/A
IAWDCM, IBWDCM, ICWDCM	DC component of local Terminal W current, A-Phase, B-Phase, C-Phase	Per unit [pu]
IAXDCM, IBXDCM, ICXDCM	DC component of local Terminal X current, A-Phase, B-Phase, C-Phase	Per unit [pu]
87 Line Current Differential Metering		
87CH1AX, 87CH2AX	Measured absolute value of the channel asymmetry for Channel 1, Channel 2 (serial only)	Milliseconds [ms]
87CH1LD, 87CH2LD, 87CH3LD	Number of lost 87L communications packets for the last 24 hours for Channel 1, Channel 2, Channel 3	N/A
87CH1LX, 87CH2LX, 87CH3LX	Number of lost packets among the 10,000 scheduled packets for Channel 1, Channel 2, Channel 3	N/A
87CH1RT, 87CH2RT	Measured round-trip delay of Channel 1, Channel 2 (serial only)	Milliseconds [ms]
87I1LA	10-cycle averaged, aligned local positive-sequence current angle	Degrees [°] (±180°)
87I1LM	10-cycle averaged, aligned local positive-sequence current magnitude	Per unit [pu]
87I1R1A, 87I1R2A, 87I1R3A	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3 positive-sequence current angle	Degrees [°] (±180°)
87I1R1M, 87I1R2M, 87I1R3M	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3 positive-sequence current magnitude	Per unit [pu]
87IADA, 87IBDA, 87ICDA	10-cycle averaged, differential current, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)
87IADM, 87IBDM, 87ICDM	10-cycle averaged, differential current, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87IALA, 87IBLA, 87ICLA	10-cycle averaged, aligned local current, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)
87IALM, 87IBLM, 87ICLM	10-cycle averaged, aligned local current, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87IAR1A, 87IBR1A, 87ICR1A	10-cycle averaged, aligned Remote 1 current, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)
87IAR1M, 87IBR1M, 87ICR1M	10-cycle averaged, aligned Remote 1 current, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87IAR2A, 87IBR2A, 87ICR2A	10-cycle averaged, aligned Remote 2 current, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)
87IAR2M, 87IBR2M, 87ICR2M	10-cycle averaged, aligned Remote 2 current, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87IAR3A, 87IBR3A, 87ICR3A	10-cycle averaged, aligned Remote 3 current, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)

Table 12.2 Analog Quantities Sorted by Function (Sheet 14 of 15)

Label	Description	Units
87IAR3M, 87IBR3M, 87ICR3M	10-cycle averaged, aligned Remote 3 current, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87IGDA	10-cycle averaged, differential zero-current angle	Degrees [°] (±180°)
87IGDM	10-cycle averaged, differential residual current magnitude	Per unit [pu]
87IGLA	10-cycle averaged, aligned local zero-sequence current angle	Degrees [°] (±180°)
87IGLM	10-cycle averaged, aligned local zero-sequence current magnitude	Per unit [pu]
87IGR1A, 87IGR2A, 87IGR3A	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3 zero-sequence current angle	Degrees [°] (±180°)
87IGR1M, 87IGR2M, 87IGR3M	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3 zero-sequence current magnitude	Per unit [pu]
87IQDA	10-cycle averaged, differential negative-sequence current angle	Degrees [°] (±180°)
87IQDM	10-cycle averaged, differential negative-sequence current magnitude	Per unit [pu]
87IQLA	10-cycle averaged, aligned local negative-sequence current angle	Degrees [°] (±180°)
87IQLM	10-cycle averaged, aligned local negative-sequence current magnitude	Per unit [pu]
87IQR1A, 87IQR2A, 87IQR3A	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3, negative-sequence current angle	Degrees [°] (±180°)
87IQR1M, 87IQR2M, 87IQR3M	10-cycle averaged, aligned remote Terminal 1, Terminal 2, Terminal 3 negative-sequence current magnitude	Per unit [pu]
87KAA, 87KBA, 87KCA	10-cycle averaged, alpha quantity, A-Phase, B-Phase, C-Phase angle	Degrees [°] (±180°)
87KAM, 87KBM, 87KCM	10-cycle averaged, alpha quantity, A-Phase, B-Phase, C-Phase magnitude	Per unit [pu]
87KGA	10-cycle averaged, zero-sequence alpha quantity angle	Degrees [°] (±180°)
87KGM	10-cycle averaged, zero-sequence alpha quantity magnitude	Per unit [pu]
87KQA	10-cycle averaged, negative-sequence alpha quantity angle	Degrees [°] (±180°)
87KQM	10-cycle averaged, negative-sequence alpha quantity magnitude	Per unit [pu]
87I Channel Status		
DI0W	Terminal W zero-sequence (I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DI0X	Terminal X zero-sequence (I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DI11R, DI12R, DI13R	Remote Terminal 1, Terminal 2, Terminal 3 positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIA1W	Terminal W positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIA1X	Terminal X positive-sequence (I1) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIG1R, DIG2R, DIG3R	Remote Terminal 1, Terminal 2, Terminal 3 zero-sequence (3I0) current phasor 1-cycle difference, magnitude	Per unit [pu]
DIQ1R, DIQ2R, DIQ3R	Remote Terminal 1, Terminal 2, Terminal 3,negative-sequence (3I2) current phasor 1-cycle difference, magnitude	Per unit [pu]
DV0Y	Terminal Y zero-sequence (V0) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DV0Z	Terminal Z zero-sequence (V0) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA1Y	Terminal Y positive-sequence (V1) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA1Z	Terminal Z positive-sequence (V1) voltage phasor 1-cycle difference, magnitude	Per unit [pu]

Table 12.2 Analog Quantities Sorted by Function (Sheet 15 of 15)

Label	Description	Units
DVA2Y	Terminal Y negative-sequence (V2) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
DVA2Z	Terminal Z negative-sequence (V2) voltage phasor 1-cycle difference, magnitude	Per unit [pu]
IEC 61850 Mode/Behavior Status		
I850MOD	IEC 61850 mode/behavior status	N/A

This page intentionally left blank

APPENDIX A

Firmware, ICD File, and Manual Versions

Firmware

Determining the Firmware Version

To determine the firmware version, view the status report by using the serial port **ID** command or the front panel `View Configuration` menu option. The status report displays the Firmware Identification (FID) label.

The firmware version will be either a standard release or a point release. A standard release adds new functionality to the firmware beyond the specifications of the existing version. A point release is reserved for modifying firmware functionality to conform to the specifications of the existing version.

A standard release is identified by a change in the R-number of the device FID number.

Existing firmware:

FID=SEL-411L-**R100**-V0-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-**R100**-V0-Z001001-Dxxxxxxxx

Standard release firmware:

FID=SEL-411L-**R101**-V0-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-**R101**-V0-Z001001-Dxxxxxxxx

A point release is identified by a change in the V-number of the device FID string.

Existing firmware:

FID=SEL-411L-R100-**V0**-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-R100-**V0**-Z001001-Dxxxxxxxx

Point release firmware:

FID=SEL-411L-R100-**V1**-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-R100-**V1**-Z001001-Dxxxxxxxx

The release date is after the D. For example, the following is firmware version number R100, release date December 10, 2003.

FID=SEL-411L-R100-V0-Z001001-**D20031210**

SEL recommended that each SEL-411L be applied with the same firmware version at all terminals of the differential zone to ensure continuity and compatibility in the relay differential communication and protection algorithms. Confirm that the relay firmware versions match at all differential zone terminals, and request that SEL build your relay with the appropriate firmware version.

Note that relays requiring firmware earlier than R118-V0 must be ordered from the factory with the appropriate firmware to ensure hardware and firmware compatibility. You cannot downgrade relays that were manufactured with firmware R118 or newer to firmware R101–R117 without factory modification.

Revision History

Table A.1 lists the firmware versions, revision descriptions, and corresponding instruction manual date codes.

Table A.1 Firmware Revision History (Sheet 1 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R126-V1-Z016003-D20200527 SEL-411L-1-R126-V1-Z016003-D20200527	Includes all the functions of SEL-411L-R126-V0-Z016003-D20200229 and SEL-411L-1-R126-V0-Z016003-D20200229 with the following addition: ➤ Modified the firmware to properly represent the state of the 87L Channel 2 user-programmable communications bits.	20200527
SEL-411L-R126-V0-Z016003-D20200229 SEL-411L-1-R126-V0-Z016003-D20200229 **NOTE:** Refer to *Table A.2* for firmware compatibility. **NOTE:** This firmware release only supports .zds digitally signed firmware files. SELBOOT R300 or newer is required for this and all new firmware versions. See *Appendix B: Firmware Upgrade Instructions* for more information.	➤ Modified firmware to enable DNP and IEC 61850 breaker control only when the circuit breaker jumper is installed. ➤ Improved the security of the 87L element when a system disturbance is not detected at all included terminals of the differential zone. ➤ Added 87L channel asymmetry calculation while in channel-based synchronization mode. ➤ Added Zones 2–5 fault detector settings (Z50P*n* and Z50G*n*, *n* = 2–5) to phase- and ground-distance elements. ➤ Modified the synchronism-check function to allow alternate and independent polarizing sources. ➤ Enhanced starter zone calculation for the settingless out-of-step function. ➤ Improved Best Choice Ground Directional Element logic to prevent switching from one healthy directional element to another with a higher ORDER priority. ➤ Resolved an issue where the COM87L report indicated UNLOCKED instead of '-' for standby channel while in time-based synchronization mode. ➤ Modified firmware to properly display C-phase and positive-sequence remote current angles on the HMI. ➤ Enhanced FTP network security. ➤ Modified firmware to retain stored data after successful reads of SER.TXT, CSER.TXT, PRO.TXT, and CPRO.TXT over Ethernet connections. ➤ Improved relay response to three consecutive failed login attempts within a one-minute interval to pulse the BADPASS and SALARM Relay Word bits for all communication interfaces. ➤ Modified firmware to support all printable ASCII characters in the password entry HMI screen. ➤ Enhanced relay self-tests to detect current or voltage magnitudes that exceed the maximum analog-to-digital converter output and perform an automatic diagnostic restart. ➤ Modified firmware to support the default profile for Precision Time Protocol when NETMODE = PRP. ➤ Modified the HMI to display the fault-location method used for the reported fault location. ➤ Added support for new IEC 61850 control and settings common data classes. ➤ Added breaker wear analog quantities to DNP and IEC 61850 communications. ➤ Modified firmware to increment the state number (stNum) in GOOSE messages for any change of the quality attribute. ➤ Added the ability to remotely upgrade relay firmware over an Ethernet network. ➤ Enhanced wildcard parsing used in YMODEM file transfer operations.	20200229

Table A.1 Firmware Revision History (Sheet 2 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R125-V1-Z015003-D20191210 SEL-411L-1-R125-V1-Z015003-D20191210	Includes all the functions of SEL-411L-R125-V0-Z015003-D20191008 and SEL-411L-1-R125-V0-Z015003-D20191008 with the following addition: ➤ Modified processing of pulsed Relay Word bits.	20191210
SEL-411L-R125-V0-Z015003-D20191008 SEL-411L-1-R125-V0-Z015003-D20191008	➤ Added support for the 24–48 Vdc low-voltage power supply. ➤ Modified the high-speed quadrilateral ground and phase elements to meet specified accuracy. This resolves an error in the resistive blinder calculation that results in a 3% overreach. The following firmware versions are affected: R119-V0 to R124-V0. ➤ Modified the adaptive limits for the resistive reach of the quadrilateral phase element when 32QE is not asserted or when the element is operating in self-polarized mode (ESPQUAD = Y). ➤ Improved synchrophasor current scaling when Phasor Numeric Representation is set to integer (PHNR = I) and large Current Transformer Ratio (CTR) settings (CTR > 1200) are used.	20191008
SEL-411L-R124-V1-Z015003-D20191210 SEL-411L-1-R124-V1-Z015003-D20191210	Includes all the functions of SEL-411L-R124-V0-Z015003-D20190130 and SEL-411L-1-R124-V0-Z015003-D20190130 with the following addition: ➤ Modified processing of pulsed Relay Word bits.	20191210
SEL-411L-R124-V0-Z015003-D20190130 SEL-411L-1-R124-V0-Z015003-D20190130 **Note:** Refer to *Table A.2* for firmware compatibility.	➤ Added support for as many as eight user-programmable 87L communications bits in serial applications. In previous firmware, only four user-programmable 87L bits were supported. ➤ Added support for a self-polarized ground and phase quadrilateral distance element. ➤ Enhanced fault type targeting logic for front panel and event reporting. The logic also improves the fault type identification for the phase quadrilateral distance element. ➤ Enhanced dc offset processing. ➤ Added IEC 61850 standard operating modes, including TEST, TEST-BLOCKED, ON, ON-BLOCKED, and OFF. ➤ Modified Ethernet communication to automatically correct a loss of synchronization between the communications subsystem and the other relay subsystems. ➤ Modified the relay to prevent rare cases of a CID file reverting to the previous version of the file during a firmware upgrade. ➤ Improved the processing consistency of remote and local control bits with a one-processing interval pulse width. ➤ Improved error handling for the Ethernet interface. ➤ Modified the firmware to verify that Precision Time Protocol (PTP) is enabled (EPTP = Y) as an initial validity check for all PTP messages being received by the relay. ➤ Modified MMS file reads to allow mixed-case file names. ➤ Improved backward compatibility with certain MMS clients.	20190130

Table A.1 Firmware Revision History (Sheet 3 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Modified the firmware to prevent settings read/write issues when Port 5 is disabled and an IEC 61850 configuration file is loaded. ➤ Modified the firmware to address an issue in retransmitted TCP/IP frames with PRP trailer, which in previous firmware may have been discarded on reception. ➤ Added the 89CTL*nn* (where *nn* = 01–10) disconnect control setting to provide the capability to individually control disconnects in the relay front-panel HMI. ➤ Added HMI support for display of rack-type breakers and corresponding settings 52*k*RACK and 52*k*TEST (where *k* = 1, 2, or 3). ➤ Enhanced 87L over Ethernet function (E87CH = 2E, 3E, 4E) to correctly transmit packets with VLAN values of 1 and 2. ➤ Modified default value of setting TWFLIF (Internal Fault Condition for Traveling Wave Fault Locator) to report fault location when 87L communication channel is available but the 87L function is disabled. ➤ Improved quadrilateral phase distance element performance for ACB rotation applications.	
SEL-411L-R123-V1-Z014003-D20180910 SEL-411L-1-R123-V1-Z014003-D20180910	Includes all the functions of SEL-411L-R123-V0-Z014003-D20180329 and SEL-411L-1-R123-V0-Z014003-D20180329 with the following addition: ➤ Added a half-cycle qualifying timer for Zone 3 reverse block delay for POTT schemes. In previous firmware, there is no delay on latching in the Zone 3 reverse block for the delay setting Z3RBD. ➤ Modified Time Fallback logic to force both channels, in 2SD mode, out of time-based synchronization to channel-based synchronization when the time source is lost. ➤ Modified positive-sequence directional elements to be more secure during reverse three-phase faults on series-compensated lines when the system becomes capacitive. ➤ Improved the speed of the quadrilateral distance elements when the adaptive resistive blinder (ARESE) is enabled.	20180910
SEL-411L-R123-V0-Z014003-D20180329 SEL-411L-1-R123-V0-Z014003-D20180329	➤ Added setting EINVPOL to allow changing of the polarity of the CT and PT inputs. ➤ Added over-(32O) and underpower (32U) elements. ➤ Added torque controls to mho and quad distance elements. ➤ Added IEC 60255-149 thermal (49) elements. ➤ Added high-speed directional overcurrent elements. ➤ Enhanced mho high-speed distance elements to reach 100 percent of the Zone 1 setting. In previous firmware, these elements reached 80 percent of the Zone 1 setting. ➤ Modified the **SUM** command to display breaker trip times in relay local time rather than UTC. ➤ Enhanced CCVT high-speed blocking logic to release the block faster once the CCVT transient has stabilized. ➤ Added the open-phase detection setting (OPHDO) under advanced global settings. ➤ Enhanced the high-speed directional logic to rearm and make another directional decision for subsequent faults.	20180329

Table A.1 Firmware Revision History (Sheet 4 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Modified how some combination type settings are entered from the front-panel HMI. ➤ Improved LCD display scroll bar scaling after settings changes. ➤ Added support for the IEEE C37.111 2013 COMTRADE format. ➤ Added the company name global setting (CONAM). ➤ Modified 87L transmit address settings while in 2SD mode to disregard checking uniqueness between the 87 transmit and Receive Address 1 and the Receive Address 2. ➤ Removed the forced assertion of the 87L local disturbance detector for low-current applications. ➤ Enhanced the hot standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Modified default event report digitals to include 87HSB, 87C1BCH, 87C2BCH, and 87C3BCH. ➤ Modified the dependable out of step logic to be inactive when the Zone 1 distance elements are set to be delayed.	
SEL-411L-R122-V1-Z013002-D20180212 SEL-411L-1-R122-V1-Z013002-D20180212	Includes all the functions of SEL-411L-R122-V0-Z013002-D20180105 and SEL-411L-1-R122-V0-Z013002-D20180105 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180212
SEL-411L-R122-V0-Z013002-D20180105 SEL-411L-1-R122-V0-Z013002-D20180105	➤ Updated firmware ID (FID) to support ACSELERATOR QuickSet SEL-5030 Software with features added in release R121-V0.	20180105
SEL-411L-R121-V1-Z012002-D20180222 SEL-411L-1-R121-V1-Z012002-D20180222	Includes all the functions of SEL-411L-R121-V0-Z012002-D20171008 and SEL-411L-1-R121-V0-Z012002-D20171008 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180222
SEL-411L-R121-V0-Z012002-D20171008 SEL-411L-1-R121-V0-Z012002-D20171008 **Note:** ACSELERATOR QuickSet SEL-5030 Software does not include some of the added features, analog quantities, or Relay Word bits for this release.	➤ Added a new analog quantity, PTPMCC, to indicate the clock class of the PTP master. ➤ Enhanced memory read diagnostics. ➤ DNP3 data are now reported with a LOCAL_FORCED flag when they have been overridden through use of the TEST DB2 command. ➤ Updated IEC 61850 protocol implementation to IEC 61850 Edition 2. ➤ Modified the relay response to an MMS identify request so that it will respond with the firmware ID (FID) string. ➤ Improved MMS file services performance with successive file transfers. ➤ Enhanced wild card parsing used in MMS file transfer operations. ➤ Modified the **ID** command to display a string that uniquely identifies the IEC 61850 firmware present in the relay. ➤ Modified firmware to replace non-printable characters with question marks in settings that are sent to the front panel of the HMI. ➤ Modified firmware to allow SNTPPIP to be set to 0.0.0.0 when ESNTP = BROADCAST.	20171008

Table A.1 Firmware Revision History (Sheet 5 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Modified firmware to indicate an enabled or disable transition of the IEC 61850 Buffer Report Control Block (BRCB) by sending an overflow flag on the next report sent after the transition. ➤ Modified IEEE-1588 PTP power profile to be supported in Parallel Redundancy Protocol (PRP) mode. ➤ Modified firmware to allow longer event and synchrophasor recording if sufficient memory is available. ➤ Modified default value for 52AA1 breaker contact input from NA to IN201. ➤ The **ETH** command now shows both MAC addresses. ➤ Modified firmware to only reset breaker monitor data for the breaker selected. In prior firmware, some data were being reset for all breakers. ➤ Modified firmware to avoid false GOOSE out of sequence errors while in PRP mode. ➤ Modified firmware to use only the first synchrophasor data configuration if the number of output data configurations exceeds the number of data configurations. ➤ Modified firmware to allow all settings changes when the relay is disabled.	
SEL-411L-R120-V5-Z012002-D20180222 SEL-411L-1-R120-V5-Z012002-D20180222	Includes all the functions of SEL-411L-R120-V4-Z012002-D20171021 and SEL-411L-1-R120-V4-Z012002-D20171021 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180222
SEL-411L-R120-V4-Z012002-D20171021 SEL-411L-1-R120-V4-Z012002-D20171021	Includes all the functions of SEL-411L-R120-V3-Z012002-D20170810 and SEL-411L-1-R120-V3-Z012002-D20170810 with the following addition: ➤ Enhanced memory read diagnostics.	20171021
SEL-411L-R120-V3-Z012002-D20170810 SEL-411L-1-R120-V3-Z012002-D20170810	Includes all the functions of SEL-411L-R120-V2-Z012002-D20170518 and SEL-411L-1-R120-V2-Z012002-D20170518 with the following addition: ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts.	20170810
SEL-411L-R120-V2-Z012002-D20170518 SEL-411L-1-R120-V2-Z012002-D20170518	Includes all the functions of SEL-411L-R120-V1-Z012002-D20170403 and SEL-411L-1-R120-V1-Z012002-D20170403 with the following addition: ➤ Modified firmware to allow the relay to synchronize to an external time source more responsively.	20170518
SEL-411L-R120-V1-Z012002-D20170403 SEL-411L-1-R120-V1-Z012002-D20170403	Includes all the functions of SEL-411L-R120-V0-Z012002-D20161215and SEL-411L-1-R120-V0-Z012002-D20161215 with the following additions: ➤ Modified firmware to prevent delays in periodic MMS reports. ➤ Modified firmware to allow the MMS inactivity time-out to be turned off. ➤ Modified firmware to allow for Simple Network Time Protocol (SNTP) time synchronization when the network operating mode is set to Parallel Redundancy Protocol (PRP). ➤ Enhanced the frequency tracking algorithm to update more responsively after a low frequency event.	20170403

Table A.1 Firmware Revision History (Sheet 6 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R120-V0-Z012002-D20161215 SEL-411L-1-R120-V0-Z012002-D20161215	➤ Added an event report digital setting, ERDIG, which can be set to **S** (some) or **A** (all) to allow the option for all Relay Word bits to be added to COMTRADE event reports. ➤ Added the AUTO2 option to the directional control enable setting (E32). ➤ Extended the resistance reach for Zones 4 and 5 of both the ground and phase quadrilateral distance elements. ➤ Improved Simple Network Time Protocol (SNTP) accuracy to ±1 ms in an ideal network. ➤ Expanded the allowable reach for Zones 6 and 7 of the conventional out-of-step logic. ➤ Added Zone 1 fault detector settings (Z50P1 and Z50G1) to phase and ground-distance elements. ➤ Enhanced frequency tracking to properly freeze for two cycles during toggling open-pole conditions.	20161215
SEL-411L-R119-V4-Z011002-D20180222 SEL-411L-1-R119-V4-Z011002-D20180222	Includes all the functions of SEL-411L-R119-V3-Z011002-D20171021 and SEL-411L-1-R119-V3-Z011002-D20171021 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180222
SEL-411L-R119-V3-Z011002-D20171021 SEL-411L-1-R119-V3-Z011002-D20171021	Includes all the functions of SEL-411L-R119-V2-Z011002-D20170820 and SEL-411L-1-R119-V2-Z011002-D20170820 with the following addition: ➤ Enhanced memory read diagnostics.	20171021
SEL-411L-R119-V2-Z011002-D20170820 SEL-411L-1-R119-V2-Z011002-D20170820	Includes all the functions of SEL-411L-R119-V1-Z011002-D20160825 and SEL-411L-1-R119-V1-Z011002-D20160825 with the following addition: ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts.	20170820
SEL-411L-R119-V1-Z011002-D20160825 SEL-411L-1-R119-V1-Z011002-D20160825	Includes all the functions of SEL-411L-R119-V0-Z011002-D20160518 and SEL-411L-1-R119-V0-Z011002-D20160518 with the following addition: ➤ Modified the real-time clock to avoid discharging the backup battery.	20160825
SEL-411L-R119-V0-Z011002-D20160518 SEL-411L-1-R119-V0-Z011002-D20160518	➤ Added support for IEEE 1588-2008, PTP (Precision Time Protocol) time synchronization. ➤ Modified the handling of a leap year when the relay setting and clock disagree. ➤ Enhanced front-panel operations to show settings warnings, in addition to settings errors already displayed, during settings changes. ➤ Improved relay power-up time. ➤ Added EVEMOD*n* (where *n* = 1–6 for DNP LAN/WAN, or empty for DNP serial) setting to force the relay to start in single- or multiple-event mode. ➤ Added Port 87L settings to the front-panel HMI. ➤ Added setting EPOLDIS to enable/disable the pole discrepancy breaker status for the HMI Bay Control when the breaker type is set to single pole. EPOLDIS = Y by default, which maintains the same behavior as previous firmware. ➤ Enhanced **STA A** and **CST** command responses to include 87L Test Mode status. ➤ Added the ability to select the primary and secondary network port when NETMODE is set for PRP or SWITCHED mode. ➤ Modified GOOSE subscription to update data after the messages transition from bad to good quality. ➤ Added analog quantity TFROM to report the terminal from which the fault location was calculated. Added analog quantity ZBFLM to report which impedance-based fault location method was used to calculate the location.	20160518

Table A.1 Firmware Revision History (Sheet 7 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Modified DNP Object 0, Variation 242 to report the firmware V-number. ➤ Modified 87L time synchronization to accept IEEE 1588 (PTP) messages for data alignment. ➤ Updated all communications reports and ASCII commands for PTP and population of Ethernet Ports 5A and 5B. ➤ Improved MIRRORED BITS performance under a high level of GOOSE traffic. ➤ Modified virtual bits to reset upon a successful CID file download.	
SEL-411L-R118-V3-Z010002-D20180222 SEL-411L-1-R118-V3-Z010002-D20180222	Includes all the functions of SEL-411L-R118-V2-Z010002-D20170820 and SEL-411L-1-R118-V2-Z010002-D20170820 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180222
SEL-411L-R118-V2-Z010002-D20170820 SEL-411L-1-R118-V2-Z010002-D20170820	Includes all the functions of SEL-411L-R118-V1-Z010002-D20160901 and SEL-411L-1-R118-V1-Z010002-D20160901 with the following addition: ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts.	20170820
SEL-411L-R118-V1-Z010002-D20160901 SEL-411L-1-R118-V1-Z010002-D20160901	Includes all the functions of SEL-411L-R118-V0-Z010002-D20151228 and SEL-411L-1-R118-V0-Z010002-D20151228 with the following addition: ➤ Modified the real-time clock to avoid discharging the backup battery.	20160901
SEL-411L-R118-V0-Z010002-D20151228 SEL-411L-1-R118-V0-Z010002-D20151228 **NOTE:** New hardware was introduced with this firmware version. All previous firmware is not compatible with this hardware. Initial hardware prior to this new hardware supports all previous and future firmware versions.	➤ Modified the traveling-wave quantity, FLTWPNS, to be available even if the traveling-wave fault location in the event report summary, TWLOC, is invalid. ➤ The 87L zero-sequence differential element (87LG) settings are now hidden when the in-line transformer logic is enabled (E87XFMR = Y). ➤ Modified the **TEST DB2 OFF** command to disable the overridden remote analog output and digital values in IEC 61850 GOOSE messages. ➤ Modified the TEST DB2 functionality to override Relay Word bits that are in the Sequential Events Recorder (SER). ➤ Added two new breaker failure settings options, Y1 and Y2. ➤ Added additional synchronism-check schemes and a synchronous voltage difference setting, 25VDIF. ➤ Enhanced positive-sequence directional element (F32P) for high-resistance faults.	20151228
SEL-411L-R117-V4-Z009002-D20180222 SEL-411L-1-R117-V4-Z009002-D20180222	Includes all the functions of SEL-411L-R117-V3-Z009002-D20170820 and SEL-411L-1-R117-V3-Z009002-D20170820 with the following addition: ➤ Enhanced Hot Standby logic (2SD mode) to further secure the 87L differential during switching to the alternate channel from a channel with corrupted data. ➤ Improved response of 87L local disturbance detection in low-current applications.	20180222
SEL-411L-R117-V3-Z009002-D20170820 SEL-411L-1-R117-V3-Z009002-D20170820	Includes all the functions of SEL-411L-R117-V2-Z009002-D20151029 and SEL-411L-1-R117-V2-Z009002-D20151029 with the following addition: ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts.	20170820
SEL-411L-R117-V2-Z009002-D20151029 SEL-411L-1-R117-V2-Z009002-D20151029	Includes all the functions of SEL-411L-R117-V1-Z009002-D20150716 and SEL-411L-1-R117-V1-Z009002-D20150716 with the following addition: ➤ Modified the Ethernet port initialization to prevent loss of communication to the serial port when certain settings are sent to the relay immediately following a power cycle.	20151029
SEL-411L-R117-V1-Z009002-D20150716 SEL-411L-1-R117-V1-Z009002-D20150716	Includes all the functions of SEL-411L-R117-V0-Z009002-D20150626 and SEL-411L-1-R117-V0-Z009002-D20150626 with the following addition: ➤ Made improvements for manufacturability.	20150716

Table A.1 Firmware Revision History (Sheet 8 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R117-V0-Z009002-D20150626 SEL-411L-1-R117-V0-Z009002-D20150626	➤ Enhanced the Out-of-Step blocking logic to be more dependable during single-pole open conditions. ➤ Added supervision to the quadrilateral phase- and ground-distance elements for unusual unbalanced load conditions. ➤ Modified code to maintain VMEMC setting value during an upgrade. ➤ Added polarization voltage validation check to supervise quadrilateral phase-distance elements. ➤ Added the option to change settings groups with IEC 61850. ➤ Added the LPHD.Sim logical node so the relay will accept GOOSE messages with the test flag asserted. ➤ Added support for the stSeld attribute in IEC 61850 SBO controls. ➤ Added total energy analog quantities to the DNP3 analog input reference map, and the imported and exported energy scaled and labeled to KW to the binary counter reference data map. ➤ Added Isolated IP mode (NETMODE = ISOLATEIP), which permits IEC 61850 GOOSE messages on two ports, but restricts IP traffic to just one port. ➤ Added pulsed remote bits in Automation SELOGIC. ➤ Added FRQST and PMLEGCY settings to maintain backward settings compatibility. ➤ Added aliasing capability for the phasors, analogs, and digitals in the synchrophasor data. ➤ Enhanced the report time records to save the active UTC offset (UTCOFF) value with each report. Now, when the relay collects a report, it assigns the time stamp based on the UTC time and the UTCOFF value at the time the relay stores the report. ➤ Removed the port uniqueness requirements for the PMOUDP1 and PMOUDP2 settings. ➤ Enhanced the embedded HTTP server user interface to be consistent with other SEL relays. ➤ Improved the Sequential Events Recorder (SER) resolution to 0.5 ms for level sensitive contact inputs. ➤ Modified the relay to support MMS file transfer service even if the relay contains an invalid CID file. ➤ Modified the embedded HTTP server web access to always require a valid relay Access Level 1 (ACC) password. ➤ Updated the maximum and minimum line metering data (**MET M** commands) to display local time for all data. ➤ Reset the port time-out on transmitted Telnet messages. ➤ Updated the profile and compressed profile commands (**PRO** and **CPRO**, respectively) to display the available analog signal profiling records regardless of the state of the signal profile enable (SPEN) setting. ➤ Changed the result of a SELOGIC equation math error from NAN (not a number) to the previously stored valid result. ➤ Changed the IEC 61850 Configured IED Description (CID) file to support non-Relay Word bit binary elements included in a GOOSE message. ➤ Improved dual breaker applications by allowing different CT ratios for all functions. ➤ Modified the relay to continue to send synchrophasors data after a change in Port settings. ➤ Changed the Global setting Message Format (MFRMT) so that when it is set to Fast Message (FM), the freeform settings PMAQ, PMAA, PMDG, and PMDA are hidden.	20150626

Table A.1 Firmware Revision History (Sheet 9 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Changed the Station ID label in the COMTRADE configuration (.cfg) file to prevent non-alphanumeric characters per the IEEE C37.111-1999 COMTRADE standard. ➤ Clarified the message generated by the relay in response to an invalid CID file. ➤ Added local time and date analog quantities. ➤ Improved relay performance during certain incorrect memory reads. ➤ Changed the minimum increment value of the Pickup and Dropout Delay of the Main Board and Interface Board Control Inputs settings (IN*xxx*PU and IN*xxx*DO) from 0.0625 cycles to 0.0001 cycles. ➤ Changed Close Immobility dropoff to be 60 cycles. ➤ Improved handling of daylight-saving time and leap seconds. ➤ Updated the DNP Fault Time values that could report incorrect time stamps. ➤ Added the high-speed directional elements to supervise pilot-tripping elements. This enhancement applies to the SEL-411L-1 relay only. ➤ Modified the relay to ensure that the Fast Meter synchrophasor message format (MFRMT = FM) settings rules are disabled when synchronized phasor measurement functionality is disabled on the relay (EPMU = N). ➤ Added max/min voltage quantities to the 27/59 operate quantity list. ➤ Added setting to three-pole recloser initiate logic instead of hard coded 15 cycles. ➤ Made mho calculation analogs available to the Event Report. ➤ Modified the minimum range for the Propagation Velocity setting, LPVEL. ➤ Added rate-of-change of frequency (DFDTP) analog value. ➤ Modified the undervoltage supervision for 81 Elements by using the filtered alpha component voltage. ➤ Changed relay response to A/D offset diagnostic from a failure to a warning. ➤ Modified the relay to apply the maximum access level setting (MAXACC) to FTP server sessions. ➤ Added synchrophasor SELOGIC equation PMTEST and Relay Word Bits SPCERF, SPCER1, SPCER2 and SPCER3. ➤ Added an input to block the External Fault Detector when the communications data becomes unreliable. ➤ Enhanced 87L fault-type selection logic to be more secure for single-pole tripping applications. ➤ Made all of the IN*xxx* and OUT*xxx* Relay Word bits visible regardless of hardware configuration. ➤ Revised the firmware to display the alias Relay Word bits names instead of "Unused" in the COMTRADE .cfg file. ➤ Changed the 81UVSP default setting from 56 V to 85 V. ➤ Added third pass-band filter to synchrophasor filter selections. ➤ Added traveling-wave peak arrival times to DNP map and IEC 61850. ➤ Enhanced synchrophasor digital and analog mapping. ➤ Added phase-to-phase current-only fault identification Relay Word bits. ➤ Increased number of binary outputs to 100 in custom DNP3 map. ➤ Made frequency elements immune to TRIP condition.	
SEL-411L-R116-V1-Z008002-D20170820 SEL-411L-1-R116-V1-Z008002-D20170820	Includes all the functions of SEL-411L-R116-V0-Z008002-D20141224 and SEL-411L-1-R116-V0-Z008002-D20141224 with the following addition: ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts.	20170820

Table A.1 Firmware Revision History (Sheet 10 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R116-V0-Z008002-D20141224 SEL-411L-1-R116-V0-Z008002-D20141224	➤ Added support of 87L line current differential protection using Ethernet communications. ➤ Added DNP reference FFROM to indicate the fault location reference terminal. ➤ Enhanced G.703 protocol to either produce its own clock signal or recover an external clock signal to synchronize its transmit rate. Setting 87TIMC was added to control this behavior.	20141224
SEL-411L-R115-V0-Z007002-D20140912 SEL-411L-1-R115-V0-Z007002-D20140912	➤ Changed the 87L blocking function to include group setting E87L = N. This prevents inadvertent operation of the differential element when E87L is changed to N at one terminal. ➤ Improved 87L channel synchronization to prevent misalignment on C37.94 and EIA-422 serial cards that have not been synchronized to a multiplexer that provides a correct external clock signal. ➤ Improved warm start initialization to prevent inadvertent operation of the differential element during a settings change or group switch while load currents are applied.	20140912
SEL-411L-R114-V0-Z007002-D20140429 SEL-411L-1-R114-V0-Z007002-D20140429	**Note:** Firmware versions R112 and R113 did not production release. ➤ Added setting EFID to enable/disable Fault Identification Logic. ➤ Added setting EWDSEC to enable/disable the 87L Watchdog counters for testing purposes. ➤ Modified how 10-cycle analog quantities are initialized. ➤ Added MIRRORED BITS Group Protocol Setting (MBG). ➤ Improved 87L channel delay calculation to reduce channel alarms when the channel delay is constantly changing. ➤ Changed the 87L time fallback modes to ensure proper fallback to channel-based synchronization mode in the presence of intermittent IRIG signals. ➤ Changed the 87L time fallback modes to ensure proper fallback and operation during a settings change. In previous firmware, the relay could lose channel synchronization with other relays when it was set to time-based synchronization (87CH*n*SN = T) and while it was in time fallback to channel-based synchronization mode and a setting change occurred. ➤ Revised echo-conversion-to-trip logic to properly assert single-pole trip for weak-infeed conditions when ECOMM = POTT OR ECOMM = POTT2 and EWFC = SP. Previous firmware revisions will not high-speed single-pole trip under these conditions. ➤ Added setting E87PG to allow the 87L Port settings to be visible in the group settings. ➤ Enhanced the lost packet count to ignore a jump in relay time received from the IRIG-B signal. In previous firmware, a step change in the received time could result in an increase in the lost packet count. ➤ Updated new bay screens to allow longer name lengths. ➤ Enhanced channel-based synchronization to be more resilient against loss of external time. In previous firmware, intermittent IRIG-B signals could cause momentary loss of channel synchronization when the relay was using a channel-based synchronization mode. ➤ Enhanced performance to ensure that the relay re-synchronizes to IRIG-B after receipt of a corrupted IRIG signal. ➤ Added extra directional supervision to high-speed quadrilateral ground and phase-distance elements. This enhancement applies to the SEL-411L-1 relay only. ➤ Enhanced performance to ensure that the relay does not become unresponsive when MIRRORED BITS is used on the front port. In all previous firmware revisions, the relay could become unresponsive if the front EIA-232 port is set to MIRRORED BITS protocol.	20140429

Table A.1 Firmware Revision History (Sheet 11 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Enhanced performance of the 87L Test Mode Supervision. In previous firmware, under certain conditions, the relay could stay in test mode even if the test supervision is not true. ➤ Revised firmware to ensure IEC 61850 GOOSE messages with VLAN = 0 are properly transmitted.	
SEL-411L-R111-V0-Z006002-D20131021 SEL-411L-1-R111-V0-Z006002-D20131021	➤ Improved traveling-wave fault location accuracy. ➤ Added ability to configure IEDs through a single CID file. ➤ Corrected GOOSE time attribute to match SER. ➤ Modified DNPCL to disable analog output control in addition to the binary output controls. ➤ Corrected issue where relay can become unresponsive while using the Test DB2 on RLYDIS DNP point. ➤ Increased number of buffered and unbuffered reports to seven for MMS reporting. ➤ Added support for MMS authentication. ➤ Added MMS file transfer. ➤ Added support for user-selectable GOOSE filtering. ➤ Added new group settings, TWFLIF and TWCOMI, for traveling-wave enhancement. ➤ Added Parallel Redundancy Protocol (PRP).Corrected group settings range for TWLL and LPVEL. ➤ Closed an outgoing UDP port that was reported as open by a port scanner when IEC 61850 was enabled. ➤ Fixed issue where relay could become unresponsive when long strings were used in front-panel settings. ➤ Enhanced the **HIS** command to display the best available fault location result based on the CONFLOC analog quantity. ➤ Increased the number of Goose subscriptions to 128. ➤ Added new Logical Nodes RDRE and RFLO for MMS File Services. ➤ Updated traveling-wave COMTRADE reports to contain six analog channels and no digital channels. ➤ Corrected Alpha Plane labels in **EVE** Command. ➤ Corrected an issue with the High-Speed Enable setting that was incorrectly set during a firmware upgrade. ➤ Added traveling-wave peak arrival time estimates to DNP3. ➤ Implemented multiple updates to the DNP3 control point operations.	20131021
SEL-411L-R110-V0-Z005002-D20130621 SEL-411L-1-R110-V0-Z005002-D20130621	➤ Increased the pickup timer for the dSCV1_S comparison logic in the relay three-phase fault detector (DTF logic) to 20 cycles to ensure proper operation during very slow power swings. ➤ Improved the accuracy of year rollover for non-leap years when relay is using IRIG signal without control bits. ➤ Added a VMEMC setting that selects between short or medium length memory voltage as the polarizing quantity in distance calculations. The relay uses the medium-length memory when ESERCMP = Y to ensure proper operation during voltage inversions. This addresses an issue with firmware revision R108 for system faults that cause voltage inversions on series-compensated lines. ➤ Corrected an issue where an SEL-2600 RTD module and 2800M transceiver could not communicate with an SEL-411L. This defect only affects firmware R108. ➤ Added support for third I/O board. ➤ Added a setting to disable background ASCII communications over 87L link.	20130621

Table A.1 Firmware Revision History (Sheet 12 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-411L-R109-V0-Z004002-D20130401 SEL-411L-1-R109-V0-Z004002-D20130401	➤ Not for public release.	20130401
SEL-411L-R108-V0-Z003002-D20121005 SEL-411L-1-R108-V0-Z003002-D20121005 **Note:** Refer to *Table A.2* for firmware compatibility.	➤ Changed default Group Setting ARESE from Y to N. ➤ Reduced the normal time constant of the distance element polarizing voltage memory to more closely follow changes in power system frequency; the time constant automatically adapts to provide security for zero-voltage three-phase faults. ➤ Added traveling-wave fault location to SEL-411L-1. ➤ Added traveling-wave COMTRADE events to SEL-411L-1. ➤ Corrected ground directional performance when switching between elements. ➤ Made Relay Word bits 87ERR1 and 87ERR2 visible in Access Level 2. ➤ Added the **COM 87L WD C** command to reset watchdog counters that produce 87ERR1 and 87ERR2 alarm bits. ➤ Improved performance of external fault detection logic. ➤ Added Relay Word bits IWDD, IXDD, VYDD, VZDD, 87DDIL, 87DDVL, and 87DDRD to disturbance detection logic. ➤ Improved 87L resampling to reduce operate time. ➤ Fixed line current measurement when using different CTR settings. ➤ Corrected the SALARM bit during Access Level change. ➤ Added Relay Word bit 87LSP to indicate 87L spurious pickup. ➤ Changed the default setting of 87CHTRG to 87LSP. ➤ Changed the default setting of 87LPP to 1.2. ➤ Reduced maximum event report length and total event storage. ➤ Improved power factor measurements. ➤ Increased number and type of power system components for Bay Control screens. ➤ Fixed UTC time offset on Synchrophasor recording files. ➤ Corrected 87TAPCC setting range in 1 A Relay. ➤ Corrected V1 calculation in three-pole applications. ➤ Improved synchrophasors functionality. ➤ Fixed initialized logic values in IEC 61850 MMS. ➤ Improved disconnect switch logic. ➤ Improved dual breaker applications by allowing different CT ratios for all functions. ➤ Enhanced accuracy of relay timekeeping system; SNTP no longer meets high-accuracy requirements. ➤ Added the ability to receive high-accuracy IRIG from the serial port. ➤ Expanded list of analog quantities and Relay Word bits. ➤ Added restraint currents and Alpha Plane values to default event report. ➤ Corrected displayed values in event report when 87L is not enabled. ➤ Reduced DNP current zeroing from 5% to 0.5%. ➤ Fixed possible buffer overflow when using SEL protocol. ➤ Added code to restart the relay in case of FPGA FAILURE.	20121005
SEL-411L-R105-V0-Z002001-D20120228 SEL-411L-1-R105-V0-Z002001-D20120228	➤ Improved Ethernet communications when using UDP. ➤ Improved Alpha Plane ratio metering. ➤ Fixed an issue that occurred when using differential current as a time-overcurrent operating quantity. ➤ Corrected fault location display when event is triggered by ER. ➤ Fixed Fast Message time-stamp offset.	20120228

Table A.1 Firmware Revision History (Sheet 13 of 13)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	➤ Enhanced 87L fault selection logic for single-pole trip applications. ➤ Added Relay Word bit 87FIDEN. ➤ Added differential analog quantities.	
SEL-411L-R102-V0-Z001001-D20110628 SEL-411L-1-R102-V0-Z001001-D20110628	➤ Fixed the relay file system to handle all errors that can happen during FTP file transfers, including those that may occur with simultaneous relay **SHO** or **SET** commands.	20110628
SEL-411L-R101-V0-Z001001-D20110518 SEL-411L-1-R101-V0-Z001001-D20110518	➤ Initial version.	20110518

Determining Firmware Compatibility When Applying the SEL-411L Relays

NOTE: New hardware was introduced when firmware R118 was released. All firmware prior to R118 must use the initial hardware design. You cannot downgrade new relays shipped from the factory with any firmware R118 and later to firmware R101–R117. Any relay that is to have firmware other than the latest release must be ordered with the specified firmware in order to ensure firmware and hardware compatibility.

When applying the SEL-411L Relay in line current differential applications, relays at all terminals of a protected line must use firmware that is compatible. The firmware compatibility shown in *Table A.2* includes all point releases for the firmware shown. While these firmware versions can be compatible, the protection behavior can be different. The firmware compatibility table only indicates firmware versions that can communicate with one another and have not been fully tested for all protection features between all compatible versions. SEL highly recommends using the same firmware at all terminals of the differential zone.

Table A.2 Firmware Compatibility

Firmware Version	Compatible Firmware
R101–R107	R101–R107
R108–R123	R108–R123
R124 and higher	R124 and R125
R126 and higher	R126 and higher

SELBOOT

NOTE: All revisions of SELBOOT listed in this table are compatible with all versions of firmware available for this relay.

NOTE: R2*xx* SELBOOT versions only support serial-port firmware upgrades with .s19 or .z19 firmware upgrade files. R3*xx* SELBOOT versions only support .zds digitally signed firmware upgrade files over a serial or Ethernet connection.

SELBOOT is a firmware package inside the relay that handles hardware initialization and provides the functions needed to support firmware upgrades. To determine the SELBOOT version, view the status report by using the serial port **STATUS** command or the front panel. The device will report the SELBOOT firmware identification (BFID) label as:

BFID=SLBT-4XX-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx

Table A.3 lists the SELBOOT releases used with the SEL-411L and revision descriptions. The most recent SELBOOT revision is listed first.

Table A.3 SELBOOT Revision History

SELBOOT Firmware Identification (BFID)	Summary of Revisions
SLBT-4XX-R300-V0-Z001002-D20200229	➤ Modified SELBOOT to support digitally signed firmware.
SLBT-4XX-R209-V0-Z001002-D20150130	➤ Added support for a new main board variant. ➤ Modified the firmware to prevent an issue that could cause the relay to become unresponsive.

Table A.3 SELBOOT Revision History

SELBOOT Firmware Identification (BFID)	Summary of Revisions
SLBT-4XX-R208-V0-Z001002-D20120220	➤ Added support for a new main board variant.
SLBT-4XX-R207-V0-Z001002-D20110922	➤ First revision used with SEL-411L.

ICD File

To find the ICD revision number in your relay, view the configVersion by using the serial port ID command. The configVersion is the last item displayed in the information returned from the ID command.

configVersion = ICD-411L-R102-V0-Z000000-D20130619

The ICD revision number is after the R (e.g., 201) and the release date is after the D. This revision number is not related to the relay firmware revision number. The configVersion revision displays the ICD file version used to create the CID file that is loaded in the relay.

NOTE: The Z-number representation is implemented with ClassFileVersion 002. Previous ClassFileVersions do not provide an informative Z-number.

The configVersion contains other useful information. The Z-number consists of six digits. The first three digits following the Z represent the minimum IED firmware required to be used with the ICD (e.g., 307). The second three digits represent the ICD ClassFileVersion (e.g., 005). The ClassFileVersion increments when there is a major addition or change to the IEC 61850 implementation of the relay.

Table A.4 list the ICD file versions, revision descriptions, and corresponding instruction manual date codes. The most recent version is listed first.

Table A.4 ICD File Revision History (Sheet 1 of 2)

configVersion[a]	Summary of Revisions	Minimum Relay Firmware	ClassFile Version	Manual Date Code
ICD-411L-R302-V0-Z126006-D20200229	➤ Added LOPPTUV, BS*mp*SCBR and TH*n*PTTR protection logical nodes (where *m* = 1–2; *n* = 1–3; *p* = A, B, C). ➤ Added ALMGGIO and D87LGGIO annunciator logical nodes. ➤ Added status alarms to DCZBAT metering logical node. ➤ Moved IEC 61850 mode/behavior control from logical node LPHD to LLN0. ➤ Improved consistency in deadband units for the ICD file to use voltage in kV and power in MW. ➤ Added system logical nodes LGOS, LTIM, LTMS, and LCCH. ➤ Resolved an issue in which the quality data attribute of the MBAGGIO and MBBGGIO logical nodes were referenced to an incorrect value.	R126	006	20200229
ICD-411L-R301-V0-Z124006-D20181210	➤ Added the ability to control mode and behavior through an MMS write to the LPHD logical node Mod.ctlVal attribute. ➤ Addressed nonfunctional settings link tab within ACSELERATOR Architect SEL-5032 Software by disabling System setFilesSupported in the ICD file.	R124	006	20190130

Table A.4 ICD File Revision History (Sheet 2 of 2)

configVersion[a]	Summary of Revisions	Minimum Relay Firmware	ClassFile Version	Manual Date Code
ICD-411L-R300-V0-Z121006-D20170731	➤ IEC 61850 Edition 2 Conformance. ➤ Updated ClassFileVersion to 006. ➤ Increased the default MMS inactivity time-out value to 900 seconds. ➤ Updated data set and MMS report names.	R121	006	20171008
ICD-411L-R201-V0-Z120005-D20170318	➤ Added the ability to turn off the MMS inactivity time-out.	R120-V1	005	20170403
ICD-411L-R200-V0-Z117005-D20150415	➤ Added support for IEC 61850 group switch, Simulated Goose and stSeld.	R117	005	20150626
ICD-411L-R103-V0-Z111005-D20150408	➤ Enforced the 512 Boolean limit across all GOOSE messages	R111	005	20150626
ICD-411L-R102-V0-Z111005-D20131021	➤ Enabled selectable GOOSE Filtering, Embedded relay settings files, 128 GOOSE subscriptions, 256 VBs, GOOSE Min TX time, 7 MMS reports/sessions, MMS Authentication, Support for third I/O board, Extension to Z-Based RFLO, New RFLO for Traveling Wave	R111	005	20131021
ICD-411L-R102-V0-Z000000-D20130619[b]	➤ SEL-411L ICD file for firmware R109 or higher.	R109	004	20130401
ICD-411L-R101-V0-Z000000-D20110928[b]	➤ SEL-411L ICD file for firmware R103 or higher.	R103	004	20120228
ICD-411L-R100-V0-Z000000-D20110422[b]	➤ SEL-411L ICD file for firmware R100 or higher.	R100	004	20110518

configVersion Details:
ICD-[PN]-R[RN]-V[VS]-Z[FC]-D[RD] where:
[PN] = Product Name (e.g. 421)
[RN][c] = Revision Number (e.g. 102)
[VS] = Version Specifications (e.g. 9)
[FC][d] = Minimum Relay Firmware and Class File Version (e.g. 311005)
[RD] = Release Date Code (e.g. 20150219)

[a] The configVersion can be determined for the IED by performing an ID ASCII command from a terminal connection.
[b] The minimum relay firmware and ClassFileVersion in this configVersion does not have a meaningful value.
[c] This is the ICD file revision number, not IED firmware revision number.
[d] FC consists of six digits. The first three following the Z represent the minimum IED firmware required to be used with the ICD (e.g. 516). The second three represent the ICD ClassFileVersion (e.g. 005).

Instruction Manual

The date code at the bottom of each page of this manual reflects the creation or revision date.

Table A.5 lists the instruction manual versions and revision descriptions. The most recent instruction manual version is listed first.

Table A.5 Instruction Manual Revision History (Sheet 1 of 6)

Date Code	Summary of Revisions
20200617	Section 2 ➤ Updated *Jumpers* for new BREAKER jumper description. Appendix A ➤ Updated R126-V0 firmware summary in *Table A.1: Firmware Revision History.*

Table A.5 Instruction Manual Revision History (Sheet 2 of 6)

Date Code	Summary of Revisions
20200527	Appendix A ➤ Updated for firmware version R126-V1.
20200229	Section 1 ➤ Updated *Specifications*. Section 4 ➤ Updated *Figure 4.7: EVENT Summary Screens*. Section 5 ➤ Updated *Figure 5.15: Application of Disturbance Detection in the Relay*, *Figure 5.19: 87LP Phase Differential Element Logic. Figure 5.22: 87LQ Negative-Sequence Differential Element Logic*, *Figure 5.23: 87LG Zero-Sequence Differential Element Logic. Figure 5.36: Disturbance Detection Logic Responding to Remote Currents*, *Figure 5.123: Ground Directional Element Output Logic Diagram*, and *Figure 5.195: POTT Logic Diagram*. ➤ Updated text and figures in *Configuration, Alarming, and Logic for 87L Channels*; *87L Differential Applications With In-Line Transformers*; *Fault Location*; *Out-of-Step Logic (Conventional)*; *Out-of-Step Logic (Zero-Settings)*; *Out-of-Step Tripping (OST)—Zero Settings Element*; *Mho Ground-Distance Elements*; *Quadrilateral Ground-Distance Elements*; *Mho Phase-Distance Elements*; *Quadrilateral Phase-Distance Elements*; *Circuit Breaker Failure Protection*; and *Synchronism Check*. Section 6 ➤ Updated *Protection Examples* text and figures. Section 7 ➤ Updated *Figure 7.2: Response to the MET DIF Command*. ➤ Updated *Channel Asymmetry* text and figures. ➤ Updated *Table 7.11: COM87L Report Data Items*. Section 8 ➤ Updated *Table 8.90: Breaker 1 Synchronism Check* and *Table 8.91: Breaker 2 Synchronism Check*. Section 10 ➤ Updated *Table 10.17: Logical Device: PRO (Protection)*, *Table 10.19: Logical Device: MET (Metering)*, and *Table 10.20: Logical Device ANN (Annunciation)*. Section 11 ➤ Updated *Table 11.1: Alphabetical List of Relay Word Bits* and *Table 11.2: Row List of Relay Word Bits*. Section 12 ➤ Updated *Table 12.1: Analog Quantities Sorted Alphabetically* and *Table 12.2: Analog Quantities Sorted by Function*. Appendix A ➤ Updated for firmware version R126-V0. ➤ Updated *Table A.3: SELBOOT Revision History* for R300 and *Table A.4 ICD File Revision History* for R302.
20191210	Appendix A ➤ Updated for firmware versions R124-V1 and R125-V1.
20191008	Section 1 ➤ Updated *Specifications*. Appendix A ➤ Updated for firmware version R125.
20190830	Section 1 ➤ Updated *Models and Options*. ➤ Updated *Specifications*. Section 2 ➤ Updated *Table 2.7: Fuse Requirements for the Power Supply.*

Table A.5 Instruction Manual Revision History (Sheet 3 of 6)

Date Code	Summary of Revisions
20190510	**Section 2** ➤ Updated references to the wiring harness kit with the new number. **Section 5** ➤ Updated *Figure 5.98: OOS Logic Diagram*. **Section 6** ➤ Updated *Figure 6.4: CT and VT Composite Angle Error Evaluation for Zone 1 Resistive Reach*.
20190130	**Section 5** ➤ Updated *Figure 5.25: 87DTT Transmit Logic*. ➤ Updated *User-Programmable 87L Communication Bits* with new Relay Word bits. ➤ Updated *Fault-Type Identification Selection Logic*. ➤ Updated *Figure 5.118: Out-of-Step Trip Logic (EOOS = Y1)*. ➤ Updated *Mho Ground-Distance Elements* text and figures. ➤ Updated *Quadrilateral Ground-Distance Elements* text and figures. ➤ Updated *Mho Phase-Distance Elements* text and figures. ➤ Updated *Quadrilateral Phase-Distance Elements* text and figures. ➤ Updated *Figure 5.234: "Slip—With Compensation" Synchronism-Check Element Output Response*. **Section 6** ➤ Updated *Zone 1 Resistance*. **Section 8** ➤ Updated *Table 8.27: 87L Communications Bits Debounce Time Delay*, *Table 8.47: 87L Port Settings*, *Table 8.50: Quadrilateral Phase-Distance Element Reach*, *Table 8.55: Quad Ground-Distance Element Reach*, *Table 8.98: Traveling-Wave Fault Locator Settings*, and *Table 8.103: Front-Panel Settings*. **Section 11** ➤ Updated *Table 11.1: Alphabetical List of Relay Word Bits* and *Table 11.2: Row List of Relay Word Bits.* **Section 12** ➤ Updated *Table 12.1: Analog Quantities Sorted Alphabetically.* **Appendix A** ➤ Updated for firmware version R124. ➤ Updated for ICD version R301.
20180910	**Section 5** ➤ Updated *Figure 5.22: 87LQ Negative-Sequence Differential Element Logic* and *Figure 5.23: 87LG Zero-Sequence Differential Element Logic*. ➤ Updated access level information in *Second Level Counter.* ➤ Updated *Figure 5.80: Pole-Open Logic Diagram*. ➤ Updated *Figure 5.161: POTT Logic Diagram.* ➤ Updated *Back-to-Back Connections*. ➤ Updated *Request for Time Fallback.* **Section 8** ➤ Updated *Table 8.25: 87 Channel Configuration*. **Section 9** ➤ Updated *Ethernet Communications*. **Section 10** ➤ Updated *Table 10.12: Relay DNP3 Reference Data Map*, *Table 10.16: Relay DNP3 Default Data Map*, and *Table 10.19: Logical Device: MET (Metering).* **Appendix A** ➤ Updated for firmware version R123-V1.

Table A.5 Instruction Manual Revision History (Sheet 4 of 6)

Date Code	Summary of Revisions
20180329	**Section 1** ➤ Updated *Figure 1.1: Functional Overview.* ➤ Updated *Specifications*. **Section 2** ➤ Updated *Alarm Output* in *Connection*. **Section 3** ➤ Updated *Checking Relay Operation*. **Section 5** ➤ Added *Inverting Polarity of Current and Voltage Inputs*. ➤ Added *Table 5.47: Pole-Open Logic Settings*. ➤ Updated *Figure 5.91: 32P, Phase Directional Element Logic Diagram*, *Figure 5.108: Dependable Power-Swing Block Detector Logic (EOOS = Y1)*, and *Figure 5.109: Dependable Power-Swing Block Detector Logic (EOOS = Y)*. ➤ Added information on Z*n*MGTC to *Mho Ground-Distance Elements,* and added Z*n*MGTC to *Figure 5.121: Zone 1 Mho Ground-Distance Element Logic Diagram* through *Figure 5.123: Zones 3, 4, and 5 Mho Ground-Distance Element Logic Diagram*. ➤ Added information on Z*n*XGTC *Quadrilateral Ground-Distance Elements*, and added Z*n*XGTC to *Figure 5.124: Zone 1 Quadrilateral Ground-Distance Element Logic Diagram* through *Figure 5.126: Zones 3, 4, and 5 Quadrilateral Ground-Distance Element Logic*. ➤ Added information on Z*n*MPTC *Mho Phase-Distance Elements*, and added Z*n*MPTC to *Figure 5.127: Zone 1 Mho Phase-Distance Element Logic Diagram* through *Figure 5.129: Zones 3, 4, and 5 Mho Phase-Distance Element Logic Diagram*. ➤ Added information on Z*n*XPTC to *Quadrilateral Phase-Distance Elements*, and added Z*n*XPTC to *Figure 5.134: Zone 1 AB Loop Conventional Quadrilateral Phase-Distance Element Logic* through *Figure 5.136: Zone 3, 4, and 5 AB Loop Conventional Quadrilateral Phase-Distance Element Logic*. ➤ Added *High-Speed Directional Overcurrent Elements, Over- and Underpower Elements*, and *IEC Thermal Elements*. **Section 7** ➤ Added 87HSB, 87C1BCH, 87C2BCH, and 87C3BCH to *Base Set of Relay Word Bits* in *Reporting*. **Section 8** ➤ Updated *Global Settings* and *Group Settings*. **Section 11** ➤ Updated *Table 11.1: Alphabetical List of Relay Word Bits* and *Table 11.2: Row List of Relay Word Bits*. **Section 12** ➤ Updated *Table 12.1: Analog Quantities Sorted Alphabetically* and *Table 12.2: Analog Quantities Sorted by Function*. **Appendix A** ➤ Updated for firmware version R123.
20180222	**Appendix A** ➤ Updated for firmware versions R117-V4, R118-V3, R119-V4, R120-V5, and R121-V1.
20180212	**Section 5** ➤ Updated *Disturbance Detection Logic*. ➤ Updated *Figure 5.35: Disturbance Detection Logic Responding to Local Current and Voltage Signals*. **Appendix A** ➤ Updated for firmware version R122-V1.
20180105	**Appendix A** ➤ Updated for firmware version R122.
20171021	**Appendix A** ➤ Updated for firmware versions R119-V3 and R120-V4.

Table A.5 Instruction Manual Revision History (Sheet 5 of 6)

Date Code	Summary of Revisions
20171008	Section 1 ➤ Updated Specifications Section 10 ➤ Updated *Table 10.17: Logical Device: PRO (Protection)* and *Table 10.19: Logical Device: MET (Metering)*. Section 12 ➤ Updated *Table 12.1: Analog Quantities Sorted Alphabetically* and *Table 12.2: Analog Quantities Sorted by Function* for PRPMCC and PTPPORT. Appendix A ➤ Updated for firmware version R121. ➤ Updated for ICD firmware version R300.
20170820	Appendix A ➤ Updated for firmware versions R116-V1, R117-V3, R118-V2, and R119-V2.
20170810	Appendix A ➤ Updated for firmware version R120-V3.
20170518	Appendix A ➤ Updated for firmware version R120-V2.
20170403	Appendix A ➤ Updated *Table A.1: Firmware Revision History* and *Table A.4: ICD File Revision History.*
20161215	Section 1 ➤ In *Specifications*, modified the range of the resistance reach for quadrilateral phase-distance elements and quadrilateral ground-distance elements. ➤ In *Specifications*, modified the range of the blinders (R1) for the conventional out-of-step elements. Section 2 ➤ Removed *Figure 2.16: IRIG-B Terminating Resistors* and *IRIG-B Jumper* section. ➤ Added PTP timekeeping to *Table 2.8: Communications Options*. Section 5 ➤ Added AUTO2 to *Table 5.51: Ground Directional Element Preferred Settings*. ➤ Added setting Z50G1 to *Figure 5.121: Alpha Plane Comparator Logic for Line Current Differential Elements* and *Figure 5.124: 87OP Logic*. ➤ Added setting Z50P1 to *Figure 5.127: Interaction Between Debounce Timing and Fail-Safe Substitution in the User-Programmable 87L Bits Logic* and *Figure 5.134: Disturbance Detection Logic Responding to Local and Remote Signals, Stub Bus, and Test Mode*. Section 6 ➤ Modified the range of the resistance reach for the quadrilateral distance elements in the examples. ➤ Modified the range of the blinders (R1) for the conventional out-of-step elements. Section 7 ➤ Updated *Table 7.13: Event Report Nonvolatile Storage Capability When ERDIG=S.* ➤ Added *Table 7.14: Event Report Nonvolatile Storage Capability When ERDIG=A*. Section 8 ➤ Added AUTO2 to *Table 8.41: Relay Configuration*. ➤ Added settings Z50G1 and Z50P1 to *Table 8.41: Relay Configuration*. ➤ Updated ranges for RP4 and RP5 in *Table 8.48: Quadrilateral Phase-Distance Element Reach*. ➤ Updated ranges for RG4 and RG5 in *Table 8.51: Quad Ground-Distance Element Reach*. ➤ Updated ranges for X1T7, R1R7, R1R6, X1B7, X1B6, R1L7, and R1L6 in *Table 8.57: Out-of-Step Tripping/ Blocking*. ➤ Updated default values in *Table 8.73: Directional Control Element*.

Table A.5 Instruction Manual Revision History (Sheet 6 of 6)

Date Code	Summary of Revisions
	Appendix A ➤ Updated for firmware version R120. SEL-411L Relay Command Summary ➤ Added COM PTP.
20160901	Appendix A ➤ Updated for firmware version R118-V1.
20160825	Appendix A ➤ Updated for firmware version R119-V1.
20160518	➤ Initial version.

This page intentionally left blank

SEL-411L Relay Command Summary

Command[a, b]	Description
2ACCESS	Go to Access Level 2 (complete relay monitoring and control)
89CLOSE	Close disconnect switch *n* (*n* = 1-10)
89OPEN	Open disconnect switch *n* (*n* = 1-10)
AACCESS	Go to Access Level A (automation configuration)
ACCESS	Go to Access Level 1 (monitor relay)
BACCESS	Go to Access Level B (monitor relay and control circuit breakers)
BNAME	ASCII names of Fast Meter status bits
BREAKER *n*	Display the circuit breaker report and breaker history; preload and reset breaker monitor data (*n* = 1 is BK1; *n* = 2 is BK2)
CASCII	Generate the Compressed ASCII response configuration message
CBREAKER	Display Compressed ASCII breaker status report
CEVENT	Display Compressed ASCII event report
CHISTORY	Display Compressed ASCII history report
CLOSE *n*	Close the circuit breaker (*n* = 1 is BK1; *n* = 2 is BK2)
COM 87L	Displays communications channel statistics
COM *c*	Display relay-to-relay MIRRORED BITS communications or remote synchrophasor data (*c* = A is Channel A; *c* = B is Channel B; *c* = M is either enabled single channel
COM PTP	Display a report on PTP data sets and statistics
COM RTC	Display statistics for synchrophasor client channels
CONTROL *nn*	Set, clear, or pulse an internal remote bit (*nn* is the remote bit number from 01–32)
COPY *m n*	Copy settings between instances in the same class (*m* and *n* are instance numbers; for example: *m* = 1 is Group 1; *n* = 2 is Group 2)
CPR	Display Compressed ASCII signal profiling report
CSER	Display Compressed ASCII sequential events report
CSTATUS	Display Compressed ASCII relay status report
CSUMMARY	Display Compressed ASCII summary event report
DATE	Display and set the date
DNAME X	ASCII names of all relay digital points reported via Fast Meter
ETHERNET	Displays Ethernet port (Port 5) configuration and status
EVENT	Display and acknowledge event reports
EXIT	Terminates a Telnet session
FILE	Transfer files between the relay and external software
GOOSE	Displays transmit and receive GOOSE messaging information
GROUP	Display the active group number or select the active group
HELP	List and describe available commands at each access level
HISTORY	View event summaries/histories; clear event summary data
ID	Display the firmware id, user id, device code, part number, and configuration information
IRIG	Directs the relay to use the most available demodulated IRIG-B time code
LOOPBACK	Connect MIRRORED BITS data from transmit to receive on the same port

MAC	Displays the MAC addresses
MAP 1	View the relay database organization
METER	Display metering data and internal relay operating variables
OACCESS	Go to Access Level O (output configuration)
OPEN *n*	Open the circuit breaker (n = 1 is BK1; n = 2 is BK2)
PACCESS	Go to Access Level P (protection configuration)
PASSWORD *n*	Change relay passwords for Access Level n
PING *addr*	Sends an ICMP echo request message to the provided IP address to confirm connectivity
PORT	Connect to a remote relay via MIRRORED BITS virtual terminal (for port number p = 1–3, and F), or an 87L serial connection (BAY1 or BAY2)
PROFILE	Display signal profile records
PULSE OUT*nnn*	Pulse a relay control output (OUT*nnn* is a control output)
QUIT	Reduce access level to Access Level 0 (exit relay control)
RTC	Display configuration of received remote synchrophasors
SER	View Sequential Events Recorder report
SET	Set or modify relay settings
SHOW	Display relay settings
SNS	Display Sequential Events Recorder settings name strings (Fast SER)
STATUS	Report or clear relay status and SELOGIC control equation errors
SUMMARY	Display a summary event report
TARGET	Display relay elements for a row in the Relay Word table
TEC	Display time-error estimate; display or modify time-error correction value
TEST 87L	Test 87L characteristic or place channel in loopback mode
TEST DB	Test interfaces to a virtual device database
TEST DB2	Test all communications protocols, except Fast Message
TEST FM	Display or place values in metering database (Fast Meter)
TIME	Display and set the internal clock
TIME Q	Displays detailed information on the relay internal clock
TRIGGER	Initiate a data capture and record an event report
VERSION	Display the relay hardware and software configurations
VIEW 1	View data from the Fast Message database

[a] See *Section 9: ASCII Command Reference*.

[b] For help on a specific command, type **HELP [command] <Enter>** at an ASCII terminal communicating with the relay.

SEL-411L Relay Command Summary

Command[a, b]	Description
2ACCESS	Go to Access Level 2 (complete relay monitoring and control)
89CLOSE	Close disconnect switch *n* (*n* = 1-10)
89OPEN	Open disconnect switch *n* (*n* = 1-10)
AACCESS	Go to Access Level A (automation configuration)
ACCESS	Go to Access Level 1 (monitor relay)
BACCESS	Go to Access Level B (monitor relay and control circuit breakers)
BNAME	ASCII names of Fast Meter status bits
BREAKER *n*	Display the circuit breaker report and breaker history; preload and reset breaker monitor data (*n* = 1 is BK1; *n* = 2 is BK2)
CASCII	Generate the Compressed ASCII response configuration message
CBREAKER	Display Compressed ASCII breaker status report
CEVENT	Display Compressed ASCII event report
CHISTORY	Display Compressed ASCII history report
CLOSE *n*	Close the circuit breaker (*n* = 1 is BK1; *n* = 2 is BK2)
COM 87L	Displays communications channel statistics
COM *c*	Display relay-to-relay MIRRORED BITS communications or remote synchrophasor data (*c* = A is Channel A; *c* = B is Channel B; *c* = M is either enabled single channel
COM PTP	Display a report on PTP data sets and statistics
COM RTC	Display statistics for synchrophasor client channels
CONTROL *nn*	Set, clear, or pulse an internal remote bit (*nn* is the remote bit number from 01–32)
COPY *m n*	Copy settings between instances in the same class (*m* and *n* are instance numbers; for example: *m* = 1 is Group 1; *n* = 2 is Group 2)
CPR	Display Compressed ASCII signal profiling report
CSER	Display Compressed ASCII sequential events report
CSTATUS	Display Compressed ASCII relay status report
CSUMMARY	Display Compressed ASCII summary event report
DATE	Display and set the date
DNAME X	ASCII names of all relay digital points reported via Fast Meter
ETHERNET	Displays Ethernet port (Port 5) configuration and status
EVENT	Display and acknowledge event reports
EXIT	Terminates a Telnet session
FILE	Transfer files between the relay and external software
GOOSE	Displays transmit and receive GOOSE messaging information
GROUP	Display the active group number or select the active group
HELP	List and describe available commands at each access level
HISTORY	View event summaries/histories; clear event summary data
ID	Display the firmware id, user id, device code, part number, and configuration information
IRIG	Directs the relay to use the most available demodulated IRIG-B time code
LOOPBACK	Connect MIRRORED BITS data from transmit to receive on the same port

MAC	Displays the MAC addresses
MAP 1	View the relay database organization
METER	Display metering data and internal relay operating variables
OACCESS	Go to Access Level O (output configuration)
OPEN *n*	Open the circuit breaker (n = 1 is BK1; n = 2 is BK2)
PACCESS	Go to Access Level P (protection configuration)
PASSWORD *n*	Change relay passwords for Access Level n
PING *addr*	Sends an ICMP echo request message to the provided IP address to confirm connectivity
PORT	Connect to a remote relay via MIRRORED BITS virtual terminal (for port number p = 1–3, and F), or an 87L serial connection (BAY1 or BAY2)
PROFILE	Display signal profile records
PULSE OUT*nnn*	Pulse a relay control output (OUT*nnn* is a control output)
QUIT	Reduce access level to Access Level 0 (exit relay control)
RTC	Display configuration of received remote synchrophasors
SER	View Sequential Events Recorder report
SET	Set or modify relay settings
SHOW	Display relay settings
SNS	Display Sequential Events Recorder settings name strings (Fast SER)
STATUS	Report or clear relay status and SELOGIC control equation errors
SUMMARY	Display a summary event report
TARGET	Display relay elements for a row in the Relay Word table
TEC	Display time-error estimate; display or modify time-error correction value
TEST 87L	Test 87L characteristic or place channel in loopback mode
TEST DB	Test interfaces to a virtual device database
TEST DB2	Test all communications protocols, except Fast Message
TEST FM	Display or place values in metering database (Fast Meter)
TIME	Display and set the internal clock
TIME Q	Displays detailed information on the relay internal clock
TRIGGER	Initiate a data capture and record an event report
VERSION	Display the relay hardware and software configurations
VIEW 1	View data from the Fast Message database

[a] See *Section 9: ASCII Command Reference*.

[b] For help on a specific command, type **HELP [command] <Enter>** at an ASCII terminal communicating with the relay.

SEL-400 Series Relays

Instruction Manual

20200520

SEL SCHWEITZER ENGINEERING LABORATORIES

© 2016–2020 by Schweitzer Engineering Laboratories, Inc. All rights reserved.

SEL products appearing in this document may be covered by U.S. and Foreign patents. Schweitzer Engineering Laboratories, Inc. reserves all rights and benefits afforded under federal and international copyright and patent laws in its products, including without limitation software, firmware, and documentation.

The information in this document is provided for informational use only and is subject to change without notice. Schweitzer Engineering Laboratories, Inc. has approved only the English language document.

This product is covered by the standard SEL 10-year warranty. For warranty details, visit selinc.com or contact your customer service representative.

PM400-01

Table of Contents

List of Tables v

List of Figures xiii

Preface xxi

Manual Overview xxi
Safety Information xxiii
General Information xxv

Section 1: Introduction

Common Features 1.1

Section 2: PC Software

SEL Grid Configurator Software 2.1
ACSELERATOR QuickSet SEL-5030 Software 2.13

Section 3: Basic Relay Operations

Inspecting a New Relay 3.1
Establishing Communication 3.3
Access Levels and Passwords 3.7
Checking Relay Status 3.11
Making Simple Settings Changes 3.15
Examining Metering Quantities 3.35
Examining Relay Elements 3.43
Reading Oscillograms, Event Reports, and SER 3.48
Operating the Relay Inputs and Outputs 3.62
Configuring Timekeeping 3.76
Readying the Relay for Field Application 3.78

Section 4: Front-Panel Operations

Front-Panel Layout 4.1
Front-Panel Menus and Screens 4.14
Front-Panel Automatic Messages 4.32
Operation and Target LEDs 4.33
Front-Panel Operator Control Pushbuttons 4.35

Section 5: Control

Circuit Breaker Status and Control 5.1
Disconnect Logic 5.1
Remote Bits 5.12
Bay Control Front-Panel Operations 5.12
Bay Control Screens 5.29
Customizable Screens 5.36
Bay Control Example Application 5.37

Section 6: Autoreclosing

Autoreclosing States 6.2
One-Circuit-Breaker Autoreclosing 6.4
Two-Circuit-Breaker Autoreclosing 6.10
Autoreclose Logic Diagrams 6.26
Manual Closing 6.40
Voltage Checks for Autoreclosing and Manual Closing 6.43
Settings and Relay Word Bits for Autoreclosing and Manual Closing 6.46

Section 7: Metering

Instantaneous Metering 7.2
Maximum/Minimum Metering 7.5
Demand Metering 7.6
Energy Metering 7.10
Synchrophasor Metering 7.10
Battery Metering 7.11
RTD Metering 7.12
Protection Math Variable Metering 7.12
Automation Math Variable Metering 7.13
MIRRORED BITS Remote Analog Metering 7.13

Section 8: Monitoring

Circuit Breaker Monitor 8.1
Station DC Battery System Monitor 8.21

Section 9: Reporting

Data Processing 9.1
Triggering Data Captures and Event Reports 9.6
Duration of Data Captures and Event Reports 9.7
Oscillography 9.8
Event Reports, Event Summaries, and Event Histories 9.12
Sequential Events Recorder (SER) 9.27
Signal Profiling 9.30

Section 10: Testing, Troubleshooting, and Maintenance

Testing Philosophy 10.1
Testing Features and Tools 10.5
Test Methods 10.8
Relay Self-Tests 10.24
Relay Troubleshooting 10.28
Maintenance 10.31
TiDL Module Replacement 10.40
Technical Support 10.41

Section 11: Time and Date Management

IRIG-B Timekeeping 11.1
PTP Timekeeping 11.2
Time Source Selection 11.4
Time Quality Indications 11.5
Time-Synchronized Events 11.9

Section 12: Settings

Settings Structure 12.1
Multiple Setting Groups 12.4
Port Settings 12.6
DNP3 Settings—Custom Maps 12.15
Front-Panel Settings 12.16
Alias Settings 12.20
Protection Freeform SELOGIC Control Equations 12.22
Automation Freeform SELOGIC Control Equations 12.22
Output Settings 12.22
Report Settings 12.23
Notes Settings 12.25

Section 13: SELOGIC Control Equation Programming

Separation of Protection and Automation Areas 13.1
SELOGIC Control Equation Setting Structure 13.2
SELOGIC Control Equation Capacity 13.5

SELOGIC Control Equation Programming 13.6
SELOGIC Control Equation Elements 13.9
SELOGIC Control Equation Operators 13.24
Effective Programming 13.34
SEL-311 and SEL-351 Series Users 13.36

Section 14: ASCII Command Reference

Command Description 14.1

Section 15: Communications Interfaces

Serial Communication 15.2
Serial Port Hardware Protocol 15.5
Ethernet Communications 15.6
Virtual File Interface 15.18
Software Protocol Selections 15.26
SEL Protocol 15.26
SEL MIRRORED BITS Communication 15.34
SEL Distributed Port Switch Protocol (LMD) 15.41
SEL-2600A RTD Module Operation 15.42
Direct Networking Example 15.44

Section 16: DNP3 Communication

Introduction to DNP3 ..... 16.1
DNP3 in the Relay 16.7
DNP3 Documentation 16.12
DNP3 Serial Application Example 16.26
DNP3 LAN/WAN Application Example 16.31

Section 17: IEC 61850 Communication

Introduction to IEC 61850 ..... 17.2
IEC 61850 Operation 17.3
Sampled Values 17.16
IEC 61850 Simulation Mode 17.24
IEC 61850 Mode/Behavior 17.24
IEC 61850 Configuration 17.33
Logical Nodes 17.38
Protocol Implementation Conformance Statement 17.59
ACSI Conformance Statements 17.65
Potential Client and Automation Application Issues With Edition 2 Upgrades 17.69

Section 18: Synchrophasors

Introduction 18.1
Synchrophasor Measurement 18.3
Settings for Synchrophasors 18.6
Synchrophasor Quantities 18.18
View Synchrophasors by Using the MET PM Command 18.21
IEEE C37.118 Synchrophasor Protocol 18.23
SEL Fast Message Synchrophasor Protocol 18.29
Control Capabilities 18.33
PMU Recording Capabilities 18.42

Section 19: Remote Data Acquisition

Time-Domain Link (TiDL) 19.1
IEC 61850-9-2 Sampled Values (SV) 19.5

Appendix A: Manual Versions

Appendix B: Firmware Upgrade Instructions

Upgrading With Digitally Signed Firmware Upgrade Files B.3
Relay Firmware Upgrade Procedure B.4
Verify IEC 61850 Operation (Optional) B.23
Time-Domain Link (TiDL) Firmware Upgrade (For Relays With R3*xx* Relay FW) B.25
Troubleshooting B.27
Technical Support B.28

Appendix C: Cybersecurity Features

Ports and Services C.1
Authentication and Authorization Controls C.2
Malware Protection Features C.3
Logging Features C.3
Physical Access Security C.4
Configuration Control Support C.4
Backup and Restore C.5
Decommissioning C.5
Vulnerability Notification Process C.5

Glossary

List of Tables

Table 2.1 Minimum Requirements 2.1
Table 2.2 Differences Between Admin Install and User Install 2.2
Table 2.3 QuickSet Submenu Options 2.20
Table 2.4 QuickSet HMI Tree View Functions 2.31
Table 2.5 Accessing QuickSet Help 2.44
Table 3.1 General Serial Port Settings 3.4
Table 3.2 SEL-400 Series Relays Access Levels 3.8
Table 3.3 Access Level Commands and Passwords 3.8
Table 3.4 SEL-451 Settings Classes and Instances 3.16
Table 3.5 Actions at Settings Prompts 3.20
Table 3.6 Actions at Text-Edit Mode Prompts 3.22
Table 3.7 Phase-Instantaneous Overcurrent Pickup 3.44
Table 3.8 Control Input Characteristics 3.71
Table 3.9 Communications Port Commands That Clear Relay Buffers 3.79
Table 4.1 Front-Panel Inactivity Time-Out Setting 4.4
Table 4.2 SER Point Settings 4.8
Table 4.3 Display Point Settings—Boolean 4.11
Table 4.4 Display Point Settings—Analog 4.11
Table 4.5 Display Point Settings—Boolean and Analog Examples 4.11
Table 4.6 Front-Panel Pushbutton Functions While Viewing SER Events 4.18
Table 4.7 Local Bit Control Settings 4.24
Table 4.8 Local Bit SELOGIC 4.24
Table 4.9 Settings Available From the Front Panel 4.26
Table 5.1 Circuit Breaker and Disconnect Switch Definitions 5.14
Table 5.2 Circuit Breaker State Representations 5.15
Table 5.3 Disconnect Switch State Representations 5.15
Table 5.4 Three-Position Disconnect Switch State Representations 5.26
Table 5.5 Three-Position Disconnect Switch Control Screen Status and Control Options 5.28
Table 5.6 Application Example Bay Control Settings for Bus 1, Bus 2, and Transfer Bus Bay With Ground Switch Application 5.43
Table 5.7 Application Example Front Panel Settings 5.45
Table 5.8 Application Example Output Settings, Output SELOGIC Control Equations 5.45
Table 6.1 Autoreclose Logical States for Circuit Breaker 1 ..... 6.4
Table 6.2 One-Circuit-Breaker Three-Pole Reclosing Initial Settings 6.8
Table 6.3 One-Circuit-Breaker Single-Pole Reclose Initial Settings 6.8
Table 6.4 One Circuit Breaker Modes of Operation 6.9
Table 6.5 Dynamic Leader/Follower Settings 6.16
Table 6.6 Leader/Follower Selection 6.18
Table 6.7 Example One: Reset and 79CY3 States 6.18
Table 6.8 Example One: Lockout State 6.18
Table 6.9 Example One: Reset State After Reclaim Time 6.19
Table 6.10 Leader/Follower Selection 6.19
Table 6.11 Example Two: Initial Reset State 6.19
Table 6.12 Example Two: Final Reset State 6.20
Table 6.13 Leader/Follower Selection 6.20
Table 6.14 Example Three: Reset State 6.20
Table 6.15 Example Three: Three-Pole Cycle State 6.21
Table 6.16 Example Three: Lockout State, BK 6.21
Table 6.17 Leader/Follower Selection 6.22
Table 6.18 Two Circuit Breakers: Circuit Breaker BK1 Out of Service 6.22
Table 6.19 Two-Circuit-Breaker Three-Pole Reclose Initial Settings 6.23
Table 6.20 Two-Circuit-Breaker Single-Pole Reclose Initial Settings 6.23
Table 6.21 Circuit Breaker BK1 Modes of Operation 6.23

Table 6.22 Circuit Breaker BK2 Modes of Operation 6.24
Table 6.23 Trip Logic Enable Options 6.25
Table 6.24 Autoreclose Logic Relay Word Bits 6.46
Table 7.1 MET Command 7.1
Table 7.2 Instantaneous Metering Accuracy—Voltages, Currents, and Frequency 7.3
Table 7.3 Instantaneous Metering Accuracy—Power 7.4
Table 7.4 Rolling Demand Calculations 7.7
Table 7.5 Information Available With the MET ANA Command 7.13
Table 8.1 Circuit Breaker Monitor Configuration 8.2
Table 8.2 Circuit Breaker Maintenance Information—Example 8.3
Table 8.3 Contact Wear Monitor Settings—Circuit Breaker 1 ..... 8.4
Table 8.4 Circuit Breaker Monitor Initiate SELOGIC Control Equations 8.7
Table 8.5 Circuit Breaker Monitor Close SELOGIC Control Equations 8.9
Table 8.6 BRE Command 8.18
Table 8.7 DC Monitor Settings and Relay Word Bit Alarms 8.22
Table 8.8 Example DC Battery Voltage Conditions 8.23
Table 8.9 Example DC Battery Monitor Settings—125 Vdc for Vdc1 and 48 Vdc for Vdc2 ..... 8.23
Table 8.10 Example DC Battery Monitor Settings—AC Ripple Voltages 8.24
Table 8.11 Example DC Battery Monitor Settings—Ground Detection Factor (EGADVS := Y) 8.25
Table 9.1 SUM Command 9.25
Table 9.2 HIS Command 9.27
Table 9.3 SER Commands 9.29
Table 10.1 Acceptance Testing 10.2
Table 10.2 Commissioning Testing 10.2
Table 10.3 Maintenance Testing 10.4
Table 10.4 Selectable Operating Quantity Time-Overcurrent Element (51S1) Test Settings 10.11
Table 10.5 Data Transmitted in GOOSE and SV Messages 10.17
Table 10.6 Message Quality Test and Simulation Flag 10.20
Table 10.7 Secondary Quantities for the SEL-401 and SEL-421-7 With SV Publication Capability 10.21
Table 10.8 Alarm Relay Word Bits 10.24
Table 10.9 Troubleshooting Procedures 10.28
Table 10.10 Troubleshooting for Relay Self-Test Warnings and Failures 10.30
Table 11.1 Relay Timekeeping Modes 11.2
Table 11.2 CUR_SRC Encoding 11.5
Table 11.3 Time Quality Encoding (PTP Default Profile or IRIG) 11.5
Table 11.4 Time Quality Encoding (PTP Power Profile) 11.6
Table 11.5 Date/Time Last Update Sources 11.8
Table 11.6 SEL-421 Voltage and Current Measurement 11.12
Table 12.1 Typical Settings Classes and Instances 12.2
Table 12.2 Definitions for Active Setting Group Indication Relay Word Bits SG1 Through SG6 ..... 12.4
Table 12.3 Definitions for Active Setting Group Switching SELOGIC Control Equation Settings SS1 Through SS6 ..... 12.5
Table 12.4 Port Settings Categories 12.6
Table 12.5 Protocol Selection 12.7
Table 12.6 Communications Settings 12.7
Table 12.7 SEL Protocol Settings 12.7
Table 12.8 Fast Message Read Data Access 12.7
Table 12.9 IP Configuration 12.8
Table 12.10 FTP Configuration 12.8
Table 12.11 HTTP Server Configuration 12.9
Table 12.12 Telnet Configuration 12.9
Table 12.13 IEC 61850 Configuration 12.9
Table 12.14 IEC 61850 Mode/Behavior Configuration 12.9
Table 12.15 Sampled Value Receiver Configuration 12.9
Table 12.16 Sampled Value Transmitter Configuration 12.10
Table 12.17 Sampled Value Channel Delay Settings 12.10
Table 12.18 DNP3 Serial Protocol Settings 12.10
Table 12.19 DNP3 LAN/WAN Settings 12.11

Table 12.20 Phasor Measurement Configuration 12.12
Table 12.21 MIRRORED BITS Protocol Settings 12.13
Table 12.22 Resistance Temperature Detector (RTD) Protocol Settings 12.14
Table 12.23 PMU Protocol Settings 12.14
Table 12.24 Simple Network Time Protocol (SNTP) Selection 12.14
Table 12.25 PTP Settings 12.14
Table 12.26 DNP3 Settings Categories 12.15
Table 12.27 Minimum and Maximum Fault Location 12.15
Table 12.28 DNP3 Map Category Headers 12.15
Table 12.29 Front-Panel Settings Categories 12.16
Table 12.30 Front-Panel Settings 12.16
Table 12.31 Selectable Screens for the Front Panel 12.19
Table 12.32 Selectable Operator Pushbuttons 12.19
Table 12.33 Front-Panel Event Display 12.20
Table 12.34 Local Bit SELOGIC 12.20
Table 12.35 SER Parameters 12.20
Table 12.36 Output Settings Categories 12.22
Table 12.37 Remote Analog Outputs 12.23
Table 12.38 MIRRORED BITS Transmit Equations 12.23
Table 12.39 87L Communications Bits 12.23
Table 12.40 Report Settings Categories 12.23
Table 12.41 SER Chatter Criteria 12.24
Table 12.42 Signal Profile 12.24
Table 12.43 Event Reporting 12.24
Table 13.1 Summary of SELOGIC Control Equation Elements 13.9
Table 13.2 First Execution Bit Operation on Power-Up 13.10
Table 13.3 First Execution Bit Operation on Automation Settings Change 13.10
Table 13.4 First Execution Bit Operation on Protection Settings Change, Group Switch, and Source Selection 13.10
Table 13.5 SELOGIC Control Equation Boolean Variable Quantities 13.10
Table 13.6 SELOGIC Control Equation Math Variable Quantities 13.11
Table 13.7 Latch Bit Quantities 13.12
Table 13.8 Latch Bit Parameters 13.13
Table 13.9 Conditioning Timer Quantities 13.16
Table 13.10 Conditioning Timer Parameters 13.16
Table 13.11 Sequencing Timer Quantities 13.19
Table 13.12 Sequencing Timer Parameters 13.20
Table 13.13 Counter Quantities 13.22
Table 13.14 Counter Parameters 13.22
Table 13.15 Operator Precedence From Highest to Lowest 13.24
Table 13.16 Boolean Operator Summary 13.25
Table 13.17 Parentheses Operation in Boolean Equation 13.25
Table 13.18 NOT Operator Truth Table 13.26
Table 13.19 AND Operator Truth Table 13.26
Table 13.20 OR Operator Truth Table 13.26
Table 13.21 Comparison Operations 13.28
Table 13.22 Math Operator Summary 13.29
Table 13.23 Math Error Examples 13.30
Table 13.24 SEL-351 Series Relays and SEL-400 Series SELOGIC Control Equation Programming Equivalent Functions 13.37
Table 13.25 SEL-400 Series SELOGIC Control Equation Programming Summary 13.37
Table 13.26 SEL-351 Series Relays and SEL-400 Series SELOGIC Control Equation Boolean Operators 13.37
Table 14.1 2AC Command 14.1
Table 14.2 89CLOSE *n* Command 14.2
Table 14.3 89OPEN *n* Command 14.3
Table 14.4 AAC Command 14.3
Table 14.5 ACC Command 14.3

Table 14.6 BAC Command 14.3
Table 14.7 BNA Command 14.4
Table 14.8 BRE n Command 14.4
Table 14.9 BRE *n* C and BRE *n* R Commands 14.4
Table 14.10 BRE C A and BRE R A Commands 14.5
Table 14.11 BRE *n* H Command 14.5
Table 14.12 BRE *n* P Command 14.5
Table 14.13 CAL Command 14.5
Table 14.14 CAS Command 14.5
Table 14.15 CBR Command 14.6
Table 14.16 CBR TERSE Command 14.6
Table 14.17 CEV Command 14.7
Table 14.18 CEV ACK Command 14.7
Table 14.19 CEV C Command 14.7
Table 14.20 CEV L Command 14.7
Table 14.21 CEV L*yyy* Command 14.8
Table 14.22 CEV N Command 14.8
Table 14.23 CEV NSET Command 14.8
Table 14.24 CEV NSUM Command 14.9
Table 14.25 CEV S*x* Command 14.9
Table 14.26 CEV TERSE Command 14.9
Table 14.27 CEV Command Option Groups 14.10
Table 14.28 CFG CTNOM Command 14.10
Table 14.29 CFG NFREQ Command 14.11
Table 14.30 CHI Command 14.11
Table 14.31 CHI TERSE Command 14.11
Table 14.32 CLOSE *n* Command 14.12
Table 14.33 COM *c* Command 14.12
Table 14.34 COM *c* C and COM *c* R Command 14.13
Table 14.35 COM *c* L Command 14.13
Table 14.36 COM PTP Command 14.14
Table 14.37 COM RTC Command 14.16
Table 14.38 COM RTC *c* C and COM RTC *c* R Command 14.16
Table 14.39 COM SV Command (SEL SV Publisher Relays) 14.16
Table 14.40 Accessible Information for Each SV Publication 14.17
Table 14.41 COM SV Command (SEL SV Subscriber Relays) 14.19
Table 14.42 Accessible Information for Each IEC 61850 SV Subscription 14.19
Table 14.43 Warning and Error Codes for SV Subscriptions 14.21
Table 14.44 Quality Bits in an IEC SV Message 14.22
Table 14.45 CON *nn* Command 14.25
Table 14.46 COPY Command 14.25
Table 14.47 CPR Command 14.26
Table 14.48 CSE Command 14.26
Table 14.49 CSE TERSE Command 14.27
Table 14.50 CST Command 14.28
Table 14.51 CSU Command 14.28
Table 14.52 CEV ACK Command 14.28
Table 14.53 CSU MB Command 14.28
Table 14.54 CSU N Command 14.29
Table 14.55 CSU TERSE Command 14.29
Table 14.56 DATE Command 14.29
Table 14.57 DNA Command 14.30
Table 14.58 DNP Command 14.30
Table 14.59 ETH Command 14.30
Table 14.60 ETH C and ETH R Command 14.31
Table 14.61 EVE Command 14.31
Table 14.62 EVE A Command 14.32
Table 14.63 EVE ACK Command 14.32

Table 14.64 EVE C Command 14.32
Table 14.65 EVE D Command 14.32
Table 14.66 EVE L Command 14.33
Table 14.67 EVE L*yyy* Command 14.33
Table 14.68 EVE N Command 14.33
Table 14.69 EVE NSET Command 14.33
Table 14.70 EVE NSUM Command 14.34
Table 14.71 EVE S*x* Command 14.34
Table 14.72 EVE Command Option Groups 14.34
Table 14.73 EVE Command Examples 14.35
Table 14.74 EXIT Command 14.35
Table 14.75 FILE Command 14.35
Table 14.76 GOOSE Command 14.36
Table 14.77 Accessible GOOSE IED Information 14.36
Table 14.78 Warning and Error Codes for GOOSE Subscriptions 14.36
Table 14.79 GOO S Command 14.37
Table 14.80 GROUP Command 14.39
Table 14.81 HELP Command 14.40
Table 14.82 HIS Command 14.40
Table 14.83 HIS C and HIS R Commands 14.40
Table 14.84 HIS CA and HIS RA Commands 14.41
Table 14.85 ID Command 14.41
Table 14.86 IRIG Command 14.42
Table 14.87 LOOP Command 14.43
Table 14.88 LOOP DATA Command 14.44
Table 14.89 LOOP R Command 14.44
Table 14.90 MAC Command 14.44
Table 14.91 MAP 1 Command 14.45
Table 14.92 MAP 1 *region* Command 14.45
Table 14.93 MET AMV Command 14.46
Table 14.94 MET ANA Command 14.46
Table 14.95 MET BAT Command 14.46
Table 14.96 MET D Command 14.47
Table 14.97 MET M Command 14.47
Table 14.98 MET PM Command 14.47
Table 14.99 MET PMV Command 14.48
Table 14.100 MET RTC Command 14.49
Table 14.101 MET T Command 14.49
Table 14.102 OAC Command 14.49
Table 14.103 OPEN *n* Command 14.50
Table 14.104 PAC Command 14.50
Table 14.105 PAS *level* New_Password Command 14.50
Table 14.106 PING Command 14.51
Table 14.107 PORT *p* Command 14.52
Table 14.108 PORT KILL *n* Command 14.52
Table 14.109 PRO Command 14.53
Table 14.110 PUL OUT*nnn* Command 14.53
Table 14.111 QUIT Command 14.54
Table 14.112 RTC Command 14.54
Table 14.113 SER Command 14.55
Table 14.114 SER C and SER R Commands 14.55
Table 14.115 SER CA and SER RA Commands 14.55
Table 14.116 SER CV or SER RV Commands 14.56
Table 14.117 SER D Command 14.56
Table 14.118 SET Command Overview 14.57
Table 14.119 SET TERSE Command Examples 14.57
Table 14.120 SHO Command Overview 14.58
Table 14.121 SNS Command 14.58

Table 14.122 STA Command 14.59
Table 14.123 STA A Command 14.59
Table 14.124 STA C and STA R Command 14.59
Table 14.125 STA S Command 14.59
Table 14.126 STA SC and STA SR Command 14.60
Table 14.127 SUM Command 14.60
Table 14.128 SUM ACK Command 14.60
Table 14.129 SUM N Command 14.61
Table 14.130 TAR Command 14.61
Table 14.131 TAR ALL Command 14.61
Table 14.132 TAR R Command 14.62
Table 14.133 TAR X Command 14.62
Table 14.134 TEC Command 14.62
Table 14.135 TEST DB Command 14.63
Table 14.136 TEST DB OFF Command 14.64
Table 14.137 TEST DB2 Command 14.64
Table 14.138 TEST DB2 OFF Command 14.65
Table 14.139 TEST FM Command 14.65
Table 14.140 TEST FM DEM Command 14.66
Table 14.141 TEST FM OFF Command 14.66
Table 14.142 TEST FM PEAK Command 14.66
Table 14.143 TEST SV Command in an SEL SV Publisher Relay 14.67
Table 14.144 SV Output Values During TEST SV Mode 14.67
Table 14.145 Secondary Values Used During TEST SV Mode 14.68
Table 14.146 TEST SV Command in a SEL SV Subscriber Relay 14.68
Table 14.147 TIME Command 14.69
Table 14.148 TIME Q Command 14.70
Table 14.149 TIME DST Command 14.71
Table 14.150 TRI Command 14.71
Table 14.151 VEC Command 14.71
Table 14.152 VER Command 14.71
Table 14.153 VIEW 1 Commands—Region 14.73
Table 14.154 VIEW 1 Commands—Register Item 14.73
Table 14.155 VIEW 1 Commands—Bit 14.74
Table 15.1 Relay Communications Protocols 15.1
Table 15.2 EIA-232 Pin Assignments 15.3
Table 15.3 Hardware Handshaking 15.5
Table 15.4 Ethernet Card Network Configuration Settings 15.7
Table 15.5 CIDR Notation 15.8
Table 15.6 DEFRTR Address Setting Examples 15.9
Table 15.7 FTP Settings 15.13
Table 15.8 Telnet Settings 15.14
Table 15.9 Settings Associated With SNTP 15.14
Table 15.10 Web Server Settings 15.18
Table 15.11 Virtual File Structure 15.18
Table 15.12 Typical Settings Directory Files 15.21
Table 15.13 REPORTS Directory Files 15.21
Table 15.14 C37.111-1999 COMTRADE Event File Names 15.22
Table 15.15 C37.111-2013 COMTRADE Event File Names 15.23
Table 15.16 EVENTS Directory Files (for Event 10001) 15.23
Table 15.17 SYNCHROPHASORS Directory File Sample 15.24
Table 15.18 UPGRADE Directory File Sample 15.24
Table 15.19 FTP and MMS Wildcard Usage Examples 15.25
Table 15.20 Ymodem Wildcard Usage Examples 15.25
Table 15.21 Supported Serial Command Sets 15.26
Table 15.22 Selected ASCII Control Characters 15.27
Table 15.23 Typical Compressed ASCII Commands 15.29
Table 15.24 Fast Commands and Response Descriptions 15.32

Table 15.25 Fast Operate Command Types 15.32
Table 15.26 Fast Message Command Function Codes Used With Fast Messages (A546 Message) and Relay Response Descriptions 15.33
Table 15.27 Commands in Recommended Sequence for Automatic Configuration....15.33
Table 15.28 MIRRORED BITS Communications Features 15.34
Table 15.29 General Port Settings Used With MIRRORED BITS Communications 15.39
Table 15.30 MIRRORED BITS Communications Protocol Settings 15.39
Table 15.31 MIRRORED BITS Communications Message Transmission Period....15.40
Table 15.32 MIRRORED BITS Communications ID Settings for Three-Terminal Application....15.40
Table 15.33 SEL-2885 Initialization String [MODE PREFIX ADDR:SPEED]....15.41
Table 15.34 RTD Status Bits....15.43
Table 15.35 MET T Command Status Messages 15.43
Table 15.36 SEL-421 PORT 5 Direct Networking Settings....15.45
Table 16.1 DNP3 Implementation Levels 16.1
Table 16.2 Selected DNP3 Function Codes 16.2
Table 16.3 DNP3 Access Methods....16.4
Table 16.4 TCP/UDP Selection Guidelines....16.7
Table 16.5 Relay DNP3 Feature Summary 16.7
Table 16.6 DNP3 Access Methods....16.8
Table 16.7 Relay Event Buffer Capacity....16.9
Table 16.8 Relay DNP3 Object List....16.12
Table 16.9 Relay DNP3 Reference Data Map....16.18
Table 16.10 Sample Custom DNP3 Analog Input Map 16.25
Table 16.11 DNP3 Application Example Data Map 16.27
Table 16.12 SEL-421 Port 3 Example Settings....16.29
Table 16.13 DNP3 Application Example Data Map 16.31
Table 16.14 DNP3 LAN/WAN Application Example Protocol Settings....16.32
Table 17.1 IEC 61850 Document Set....17.2
Table 17.2 Relay Common Data Classes 17.3
Table 17.3 Example IEC 61850 Descriptor Components 17.5
Table 17.4 Relay Logical Devices....17.5
Table 17.5 AddCause Descriptions 17.8
Table 17.6 Buffered Report Control Block Client Access 17.11
Table 17.7 Unbuffered Report Control Block Client Access 17.12
Table 17.8 Mechanism of Determining smpSynch Values With an IRIG-B Time Source....17.18
Table 17.9 Mechanism of Determining smpSynch Values With a PTP Time Source 17.18
Table 17.10 IEC 61850 Services Available Based on Mode/Behavior....17.25
Table 17.11 Analog Quantity I850MOD Status Based on the Selected IEC 61850 Mode/Behavior 17.25
Table 17.12 IEC 61850 Incoming Message Handling in On Mode 17.28
Table 17.13 IEC 61850 Outgoing Message Handling in On Mode 17.28
Table 17.14 IEC 61850 Incoming Message Handling in Test Mode 17.29
Table 17.15 IEC 61850 Outgoing Message Handling in Test Mode 17.29
Table 17.16 IEC 61850 Incoming Message Handling in Off Mode....17.31
Table 17.17 IEC 61850 Outgoing Message Handling in Off Mode....17.31
Table 17.18 Secondary Quantities for the SEL-400 With SV Publication Capability....17.32
Table 17.19 IEC 61850 Settings....17.33
Table 17.20 Logical Device: CFG (Configuration)....17.40
Table 17.21 Logical Device: CON (Remote Control)....17.45
Table 17.22 Logical Device: ANN (Annunciation)....17.47
Table 17.23 SEL Nameplate Data 17.58
Table 17.24 PICS for A-Profile Support 17.59
Table 17.25 PICS for T-Profile Support....17.59
Table 17.26 MMS Service Supported Conformance....17.59
Table 17.27 MMS Parameter CBB....17.62
Table 17.28 AlternateAccessSelection Conformance Statement 17.62
Table 17.29 VariableAccessSpecification Conformance Statement 17.62
Table 17.30 VariableSpecification Conformance Statement....17.63
Table 17.31 Read Conformance Statement 17.63

Table 17.32 GetVariableAccessAttributes Conformance Statement....17.63
Table 17.33 DefineNamedVariableList Conformance Statement....17.63
Table 17.34 GetNamedVariableListAttributes Conformance Statement....17.64
Table 17.35 DeleteNamedVariableList Conformance Statement....17.64
Table 17.36 GOOSE Conformance....17.64
Table 17.37 Basic Conformance Statement....17.65
Table 17.38 ACSI Models Conformance Statement....17.65
Table 17.39 ACSI Service Conformance Statement....17.67
Table 18.1 Synchrophasor Analog Quantities Frequency....18.6
Table 18.2 Global Settings for Configuring the PMU....18.6
Table 18.3 Serial Port 1, 2, 3, F Settings for Synchrophasors....18.12
Table 18.4 Ethernet Port 5 Settings for Synchrophasors....18.14
Table 18.5 User-Defined Analog Values Selected by NUMANA Setting....18.17
Table 18.6 User-Defined Digital Status Words Selected by the NUMDSW Setting....18.18
Table 18.7 Synchrophasor Trigger Relay Word Bits....18.18
Table 18.8 Time-Synchronization Relay Word Bits....18.18
Table 18.9 Synchrophasor Client Status Bits for Real-Time Control....18.19
Table 18.10 Remote Synchrophasor Data Bits for Real-Time Control....18.19
Table 18.11 Synchrophasor Analog Quantities....18.20
Table 18.12 Synchrophasor Aligned Analog Quantities for Real-Time Control....18.20
Table 18.13 Size of a IEEE C37.118 Synchrophasor Message....18.24
Table 18.14 Serial Port Bandwidth for Synchrophasors (in Bytes)....18.24
Table 18.15 Example Synchrophasor Global Settings....18.28
Table 18.16 Example Synchrophasor Protection Freeform Logic Settings....18.29
Table 18.17 Example Synchrophasor Port Settings....18.29
Table 18.18 Fast Message Command Function Codes for Synchrophasor Fast Write....18.30
Table 18.19 PMU Settings in the Relay for SEL Fast Message Protocol (in Global Settings)....18.30
Table 18.20 Size of an SEL Fast Message Synchrophasor Message....18.31
Table 18.21 Serial Port Bandwidth for Synchrophasors (in Bytes)....18.31
Table 18.22 Serial Port Settings for RTC....18.36
Table 18.23 Global Settings for RTC....18.37
Table 18.24 Synchrophasor Client Status Bits....18.37
Table 18.25 Remote Synchrophasor Data Bits....18.38
Table 18.26 PMU Recording Settings....18.43
Table A.1 Instruction Manual Revision History....A.1
Table B.1 SEL-400 Series Relays Supporting Ethernet Firmware Upgrades....B.3
Table B.2 Firmware Upgrade Files....B.4
Table B.3 Firmware Upgrade Scenarios and Available Methods....B.5
Table B.4 Ethernet Firmware Upgrade User Messages....B.20
Table C.1 IP Port Numbers....C.1

List of Figures

Figure 2.1 Select Typical to Accept All Default Installation Options or Select Custom to View or Modify Them 2.3
Figure 2.2 Select the Install Location for SEL Grid Configurator 2.3
Figure 2.3 Select the Install Location for the ACSELERATOR Database 2.3
Figure 2.4 SEL Grid Configuration Installation Completed Successfully 2.4
Figure 2.5 Option to Remove Database Data on Uninstallation (User Install Only) 2.6
Figure 2.6 Add a New Device Project 2.6
Figure 2.7 New Device in the System Explorer 2.7
Figure 2.8 Protection Elements View 2.7
Figure 2.9 Settings Grid View 2.8
Figure 2.10 Editing Settings and Automatic Validation 2.9
Figure 2.11 Viewing Project Notifications 2.9
Figure 2.12 Configuring Communications Options 2.9
Figure 2.13 Configuring Security Options 2.10
Figure 2.14 Connecting to a Device 2.10
Figure 2.15 Device Commands Menu for Connected Devices 2.10
Figure 2.16 Title Bar During Settings Deployment 2.10
Figure 2.17 Opening the Send Report 2.11
Figure 2.18 Grid Configurator User Interface Overview 2.12
Figure 2.19 Dark Theme 2.13
Figure 2.20 QuickSet Communication Parameters Dialog Box 2.15
Figure 2.21 QuickSet Database Manager Relay Database 2.17
Figure 2.22 QuickSet Database Manager Copy/Move 2.18
Figure 2.23 QuickSet Software Driver Information in the FID String 2.19
Figure 2.24 Relay Settings Driver Version Number 2.20
Figure 2.25 Retrieving the Device Part Number 2.22
Figure 2.26 Setting the Relay Part Number in QuickSet 2.22
Figure 2.27 SECINC Setting 2.23
Figure 2.28 SEL-487E Nominal Current Selection 2.23
Figure 2.29 SECINC Disabled 2.24
Figure 2.30 Station DC Settings 2.25
Figure 2.31 Enable EDCMON in Global Settings 2.25
Figure 2.32 DC Monitor Settings Enabled 2.26
Figure 2.33 QuickSet Settings Editor 2.27
Figure 2.34 Ellipsis Button 2.28
Figure 2.35 Location of Ellipsis Button 2.29
Figure 2.36 QuickSet Expression Builder 2.30
Figure 2.37 Virtual Relay Front Panel 2.31
Figure 2.38 Control Window 2.33
Figure 2.39 Retrieving an Event History 2.35
Figure 2.40 Event Waveform Window 2.35
Figure 2.41 Sample Event Oscillogram 2.36
Figure 2.42 Retrieving Event Report Waveforms 2.36
Figure 2.43 Sample Phasors Event Waveform Screen 2.36
Figure 2.44 Sample Harmonic Analysis Event Waveform Screen 2.37
Figure 2.45 Sample Event Report Summary Screen 2.37
Figure 2.46 Sample Event Waveform Settings Screen 2.38
Figure 2.47 Combine Time-Synchronized Events Submenu Screen 2.39
Figure 2.48 Selection of the First Event Report 2.40
Figure 2.49 First Event of the Analysis 2.40
Figure 2.50 Screen After Reading All Three Events 2.41

Figure 2.51 Screen for Selecting Analog Channels and Digital Relay Word Bits 2.41
Figure 2.52 Selection of Analog Channels and Digital Relay Word Bits....2.42
Figure 2.53 Data From Three Separate Event Reports Combined in a Single Report....2.43
Figure 2.54 Traces of the Three Analog Channels 2.43
Figure 3.1 Sample Relay Serial Number Label 3.2
Figure 3.2 PORT F, LCD Display, and Navigation Pushbuttons 3.3
Figure 3.3 Report Header....3.5
Figure 3.4 HTTP Server Login Screen 3.6
Figure 3.5 Example HTTP Server Meter Page 3.7
Figure 3.6 Access Level Structure 3.8
Figure 3.7 Relay Status 3.12
Figure 3.8 QuickSet Communication Parameters and Password Entry....3.13
Figure 3.9 Retrieving Relay Status in QuickSet 3.14
Figure 3.10 Checking Relay Status From the Front-Panel LCD 3.14
Figure 3.11 Example Relay Settings Structure Overview 3.16
Figure 3.12 Default Alias Settings....3.18
Figure 3.13 Using Text-Edit Mode Line Editing to Set Aliases....3.19
Figure 3.14 Using Text-Edit Mode Line Editing to Set Protection Logic....3.19
Figure 3.15 Components of SET Commands 3.20
Figure 3.16 Example Global Settings 3.21
Figure 3.17 Using Text-Edit Mode Line Editing to Set Display Points 3.24
Figure 3.18 Leave a Note in the Relay....3.26
Figure 3.19 Read a Note in the Relay 3.26
Figure 3.20 Using Text-Edit Mode Line Editing to Delete a Display Point....3.27
Figure 3.21 QuickSet Global Settings Window....3.29
Figure 3.22 Uploading Global Settings to the Relay 3.30
Figure 3.23 DATE and TIME Settings From Front-Panel LCD....3.31
Figure 3.24 SET/SHOW Menus 3.34
Figure 3.25 Setting ESS in the Terminal 3.36
Figure 3.26 Setting CTRW and PTRY in the Terminal....3.36
Figure 3.27 Test Connections Using Three Voltage Sources/Three Current Sources....3.37
Figure 3.28 Test Connections Using Two Current Sources for Three-Phase Faults and METER Test....3.37
Figure 3.29 Terminal Screen MET Metering Quantities 3.38
Figure 3.30 Global Alternate Source Selection Settings in QuickSet....3.39
Figure 3.31 Group 1 Terminal Configuration Settings in QuickSet....3.40
Figure 3.32 HMI Phasors View in QuickSet 3.41
Figure 3.33 Instantaneous Metering Quantities in QuickSet HMI 3.42
Figure 3.34 Front-Panel Screens for METER....3.43
Figure 3.35 Sample Targets Display on a Serial Terminal 3.44
Figure 3.36 Viewing Relay Word Bits From the Front-Panel LCD 3.45
Figure 3.37 Setting Pushbutton LED Response in QuickSet....3.47
Figure 3.38 Uploading Front-Panel Settings to the Relay 3.48
Figure 3.39 QuickSet HMI Tree View....3.49
Figure 3.40 QuickSet HMI Control Window....3.50
Figure 3.41 Event Trigger Prompt in QuickSet 3.50
Figure 3.42 Relay Event History Dialog Box 3.51
Figure 3.43 Sample HIS Command Output in the Terminal 3.52
Figure 3.44 EVENTS Folder Files....3.53
Figure 3.45 Relay Event History Dialog Box in QuickSet 3.54
Figure 3.46 QuickSet Event Waveform Window 3.55
Figure 3.47 Sample Event Oscillogram 3.55
Figure 3.48 Selecting SER Points and Aliases Settings in QuickSet....3.57
Figure 3.49 SER Points and Aliases Settings in QuickSet 3.58
Figure 3.50 Uploading Report Settings to the Relay 3.59
Figure 3.51 Retrieving SER Records With QuickSet....3.59
Figure 3.52 SER Records in the QuickSet HMI 3.60

Figure 3.53 Setting an SER Element: Terminal 3.61
Figure 3.54 Example Reports File Structure 3.62
Figure 3.55 Terminal Display for PULSE Command 3.63
Figure 3.56 Front-Panel Menus for Pulsing OUT104 ..... 3.64
Figure 3.57 Password Entry Screen 3.65
Figure 3.58 Using Text-Edit Mode Line Editing to Set Local Bit 3 ..... 3.66
Figure 3.59 Setting Control Output OUT105 in the Terminal 3.67
Figure 3.60 Front-Panel LOCAL CONTROL Screens 3.68
Figure 3.61 Assigning an Additional Close Output in QuickSet 3.69
Figure 3.62 Uploading Output Settings to the SEL-451 ..... 3.70
Figure 3.63 Setting 52AA1 in the Terminal 3.72
Figure 3.64 Accessing Control Inputs Settings in QuickSet 3.73
Figure 3.65 Control Input Pickup and Dropout Delay Settings in QuickSet 3.74
Figure 3.66 Setting 52AA1 in QuickSet 3.75
Figure 3.67 Programming a PSV to Monitor HIRIG in QuickSet 3.77
Figure 3.68 Setting OUT108 in QuickSet 3.78
Figure 4.1 SEL-451 Front Panel (8-Pushbutton Model) 4.2
Figure 4.2 SEL-451 Front Panel (12-Pushbutton Model) with Optional Auxiliary Trip/Close Buttons 4.2
Figure 4.3 SEL-487E Front Panel 4.3
Figure 4.4 LCD Display and Navigation Pushbuttons 4.4
Figure 4.5 RELAY ELEMENTS Highlighted in Example MAIN MENU 4.5
Figure 4.6 Sample ROTATING DISPLAY 4.6
Figure 4.7 Sample Alarm Points Screen 4.7
Figure 4.8 Deasserted Alarm Point 4.9
Figure 4.9 Clear Alarm Point Confirmation Screen 4.9
Figure 4.10 No Alarm Points Screen 4.9
Figure 4.11 Alarm Points Data Loss Screen 4.10
Figure 4.12 Sample Display Points Screen 4.10
Figure 4.13 Fast Meter Display Points Sample Screen 4.13
Figure 4.14 Contrast Adjustment 4.14
Figure 4.15 Enter Password Screen 4.15
Figure 4.16 Invalid Password Screen 4.16
Figure 4.17 Password Lockout Screen 4.16
Figure 4.18 MAIN MENU 4.16
Figure 4.19 Events Menu Screen 4.17
Figure 4.20 Example EVENT SUMMARY Screens 4.17
Figure 4.21 SER Events Screen 4.18
Figure 4.22 No SER Events Screen 4.18
Figure 4.23 RELAY ELEMENTS Screen 4.19
Figure 4.24 ELEMENT SEARCH Screen 4.20
Figure 4.25 LOCAL CONTROL Initial Menu 4.21
Figure 4.26 Example BREAKER CONTROL Screens 4.22
Figure 4.27 LOCAL CONTROL Example Menus 4.23
Figure 4.28 Local Bit Supervision Logic 4.24
Figure 4.29 OUTPUT TESTING Screen 4.25
Figure 4.30 Example SET/SHOW Screens 4.27
Figure 4.31 Sample Settings Input Screens 4.28
Figure 4.32 Changing the ACTIVE GROUP 4.29
Figure 4.33 DATE/TIME Screen 4.29
Figure 4.34 Edit DATE and Edit TIME Screens 4.30
Figure 4.35 Relay STATUS Screens 4.30
Figure 4.36 DISPLAY TEST Screens 4.31
Figure 4.37 RESET ACCESS LEVEL Screen 4.31
Figure 4.38 One-Line Diagram Screen 4.32
Figure 4.39 Sample Status Warning and Trip EVENT SUMMARY Screens 4.32
Figure 4.40 Sample Status Warning in the LCD Message Area 4.33

Figure 4.41 SEL-451 Factory-Default Front-Panel Target Areas (16 or 24 LEDs) 4.34
Figure 4.42 SEL-451 Default Operator Control Pushbuttons and LEDs (8 or 12 Pushbuttons) 4.35
Figure 5.1 Disconnect Switch Close Logic 5.2
Figure 5.2 Disconnect Switch Open Logic 5.2
Figure 5.3 Disconnect Switch Status and Alarm Logic 5.6
Figure 5.4 Close Immobility Timer Logic 5.8
Figure 5.5 Open Immobility Timer Logic 5.8
Figure 5.6 Disconnect in Transition 5.11
Figure 5.7 SEL-487E Default One-Line Diagram 5.13
Figure 5.8 Bay Control One-Line Diagram 5.13
Figure 5.9 Rack-Type Breaker Mosaics 5.17
Figure 5.10 Screens for Circuit Breaker Selection 5.19
Figure 5.11 Screens During a Pole-Discrepancy Condition 5.20
Figure 5.12 Screens for Disconnect Switch Selection 5.21
Figure 5.13 HMI Disconnect Operation Initiation 5.23
Figure 5.14 HMI Disconnect Operation in Progress 5.24
Figure 5.15 HMI Disconnect Operation Completed 5.25
Figure 5.16 Bay Control One-Line Diagram With Three-Position Disconnect Open 5.26
Figure 5.17 Three-Position Disconnect Control Screens 5.27
Figure 5.18 Bay Control One-Line Diagram With Three-Position Disconnect Closed In-Line 5.29
Figure 5.19 Interactive Bay Control Setting Form 5.30
Figure 5.20 Local and Remote Control Logic With Key Control 5.31
Figure 5.21 Setting Busbar Names in QuickSet 5.31
Figure 5.22 Disconnect Assignment Dialog Box, SW1 ....5.32
Figure 5.23 Breaker Settings, Breaker S 5.34
Figure 5.24 Analog Quantity Setting Form 5.35
Figure 5.25 Analog Quantity Setting Form 5.35
Figure 5.26 Example of an Analog Quantity Expression 5.36
Figure 5.27 Interactive Transformer Image Number 5.36
Figure 5.28 Different Types of Circuit Breakers and Disconnects 5.37
Figure 5.29 Power System Components 5.37
Figure 5.30 Illustration of One-Line Diagram After Entering Example Settings 5.38
Figure 5.31 Local and Remote Control Logic With Key Control 5.42
Figure 6.1 Autoreclose State Diagram for Circuit Breaker 1 ....6.4
Figure 6.2 Multiple Circuit Breaker Arrangement 6.15
Figure 6.3 Multiple Circuit Breaker Arrangement 6.17
Figure 6.4 Leader/Follower Selection by Relay Input 6.22
Figure 6.5 Circuit Breaker Pole-Open Logic Diagram—Single-Pole Relays 6.26
Figure 6.6 Circuit Breaker Pole-Open Logic Diagrams—Three-Pole Relays 6.27
Figure 6.7 Line-Open Logic Diagram When E79 := Y 6.27
Figure 6.8 Line-Open Logic Diagram When E79 := Y1 ....6.27
Figure 6.9 Single-Pole Reclose Enable 6.28
Figure 6.10 Three-Pole Reclose Enable 6.28
Figure 6.11 One Circuit Breaker Single-Pole Cycle State (79CY1) 6.29
Figure 6.12 One Circuit Breaker Three-Pole Cycle State (79CY3) 6.30
Figure 6.13 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y 6.31
Figure 6.14 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y1 ....6.33
Figure 6.15 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y 6.35
Figure 6.16 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y1 ....6.38
Figure 6.17 Manual Close Logic 6.42
Figure 6.18 Voltage Check Element Applications 6.44
Figure 6.19 Voltage Check Element Logic (EISYNC := N) 6.45
Figure 6.20 Voltage Check Element Logic (EISYNC := Y) 6.45
Figure 7.1 Complex Power (P/Q) Plane 7.3
Figure 7.2 Typical Current Measuring Accuracy 7.4
Figure 7.3 Thermal Demand Metering 7.7

Figure 7.4 Rolling Demand Metering 7.8
Figure 7.5 Demand Current Logic Outputs 7.9
Figure 7.6 Battery Metering: Terminal 7.11
Figure 7.7 RTD Report 7.12
Figure 7.8 PMV Report 7.12
Figure 7.9 AMV Report 7.13
Figure 8.1 Intelligent Circuit Breaker Monitor 8.2
Figure 8.2 Circuit Breaker Maintenance Curve (Manufacturer's Data) 8.4
Figure 8.3 Circuit Breaker Contact Wear Curve With Relay Settings 8.5
Figure 8.4 Trip Bus Sensing With Relay Input IN206 ....8.8
Figure 8.5 Mechanical Operating Time for Circuit Breaker 1 A-Phase 8.10
Figure 8.6 Electrical Operating Time for Circuit Breaker 1 A-Phase 8.12
Figure 8.7 Timing Illustration for Pole Scatter at Trip 8.13
Figure 8.8 Pole Discrepancy Measurement 8.16
Figure 8.9 SEL-411L Breaker Report (for the Most Recent Operation) 8.19
Figure 8.10 Breaker History Report 8.19
Figure 8.11 Circuit Breaker Preload Data 8.20
Figure 8.12 Typical Station DC Battery System 8.21
Figure 8.13 Ground Detection Factor Areas 8.25
Figure 9.1 Input Processing 9.3
Figure 9.2 Input Processing of SEL-400 Series Relays With SV Remote Data Acquisition 9.5
Figure 9.3 Data Capture/Event Report Times 9.8
Figure 9.4 Sample Oscillogram 9.9
Figure 9.5 Sample COMTRADE .HDR Header File 9.10
Figure 9.6 COMTRADE .CFG Configuration File Data 9.10
Figure 9.7 Fixed Analog Section of an Example SEL-421 Event Report 9.15
Figure 9.8 Event Report Current Column Data and RMS Current Magnitude 9.17
Figure 9.9 Event Report Current Column Data and RMS Current Angle 9.19
Figure 9.10 Digital Section of the SEL-411L Event Report 9.21
Figure 9.11 Sample Digital Portion of the Event Report 9.22
Figure 9.12 Example Summary Section of the SEL-411L Event Report 9.23
Figure 9.13 Settings Section of the Event Report 9.23
Figure 9.14 Sample SEL-411L Event History 9.26
Figure 9.15 Sample SER Report 9.28
Figure 9.16 Sample Compressed ASCII SER Report 9.29
Figure 10.1 Remote Module Interface 10.3
Figure 10.2 Setting Main Board Outputs: QuickSet 10.9
Figure 10.3 Uploading Output Settings to the SEL-451 ....10.10
Figure 10.4 Checking the 51S1 Overcurrent Element: QuickSet 10.12
Figure 10.5 Setting SER Points and Aliases: QuickSet 10.13
Figure 10.6 Uploading Group 1 and Report Settings to SEL-451 ....10.14
Figure 10.7 SER Report: QuickSet HMI 10.15
Figure 10.8 IEC 61850 Logical Modeling 10.17
Figure 10.9 Isolate an IED Through Use of IEC 61850 Mode/Behavior and Simulation Mode 10.19
Figure 10.10 Inject Simulated Test Signals Through Use of Test Equipment 10.20
Figure 10.11 TEST SV Mode Status in the COM SV Response 10.22
Figure 10.12 TEST SV Mode Indicator 10.22
Figure 10.13 Enter TEST SV Mode in the Relay 10.23
Figure 10.14 TEST SV Mode Indicator 10.23
Figure 10.15 MET Command Response 10.24
Figure 10.16 Relay Status: QuickSet HMI 10.26
Figure 10.17 Relay Status From a STATUS A Command on a Terminal 10.26
Figure 10.18 Example Compressed ASCII Status Message 10.27
Figure 10.19 PS30 Power Supply Fuse Location 10.34
Figure 10.20 SEL-400 Series Relay Rear Panel 10.35
Figure 10.21 Front-Panel Ribbon Cable Connector With Clasps Open 10.35

Figure 10.22 Main Board Cable Connections 10.36
Figure 10.23 I/O Board Jumper Configuration 10.36
Figure 10.24 Screw-Terminal Connector Receptacles 10.37
Figure 10.25 Screw-Terminal Connector Keying 10.37
Figure 10.26 Screw-Terminal Connector With Webs 10.38
Figure 10.27 I/O Board Installation Error Message in the Terminal Window 10.39
Figure 10.28 Axion Notch Alignment 10.40
Figure 10.29 Axion Retaining Screw 10.41
Figure 11.1 PTP Time Synchronization Over a PRP Network 11.4
Figure 11.2 Confirming the High-Accuracy Timekeeping Relay Word Bits 11.6
Figure 11.3 TLOCAL and TGLOBAL Logic 11.7
Figure 11.4 Sample TIM Q Command Response 11.8
Figure 11.5 Setting PMV64 With the Expression Builder Dialog Box 11.10
Figure 11.6 230 kV Transmission Line System 11.11
Figure 11.7 500 kV Three-Bus Power System 11.12
Figure 11.8 Power Flow Solution 11.14
Figure 12.1 Typical Relay Settings Structure Overview 12.2
Figure 12.2 Changing a Default Name to an Alias 12.21
Figure 13.1 Protection and Automation Separation 13.2
Figure 13.2 SELOGIC Control Equation Programming Areas 13.3
Figure 13.3 Conditioning Timer With Pickup and No Dropout Timing Diagram 13.16
Figure 13.4 Conditioning Timer With Pickup Not Satisfied Timing Diagram 13.17
Figure 13.5 Conditioning Timer With Dropout and No Pickup Timing Diagram 13.17
Figure 13.6 Conditioning Timer With Pickup and Dropout Timing Diagram 13.18
Figure 13.7 Conditioning Timer Timing Diagram for *Example 13.7* 13.19
Figure 13.8 Sequencing Timer Timing Diagram 13.20
Figure 13.9 R_TRIG Timing Diagram 13.27
Figure 13.10 F_TRIG Timing Diagram 13.28
Figure 14.1 Sample COM PTP Command Response 14.14
Figure 14.2 COM SV Command Response When CID Configuration Is Used by the SEL SV Publisher Relay 14.18
Figure 14.3 COM SV Command Response When Port 5 Settings Are Used by the SEL SV Publisher Relay 14.18
Figure 14.4 COM SV Command Response When CID Configuration Is Used by the SEL SV Subscriber Relay 14.22
Figure 14.5 COM SV Command Response When Port 5 Settings Are Used by the SEL SV Subscriber Relay 14.23
Figure 14.6 COM SV S ALL L Command Response When CID Configuration Is Used by the SEL SV Subscriber Relay 14.24
Figure 14.7 Sample ETH Command Response 14.31
Figure 14.8 GOOSE Command Response 14.37
Figure 14.9 Example GOO S Command Response 14.38
Figure 14.10 Example GOO S ALL L Command Response 14.39
Figure 14.11 Sample ID Command Response From Ethernet Card 14.42
Figure 14.12 Sample MAC Command Response 14.44
Figure 14.13 Sample PING Command Response 14.51
Figure 14.14 Sample TIME Q Command Response With IRIG 14.70
Figure 14.15 Sample Time Q Command Response With PTP 14.70
Figure 14.16 Sample VER Command Response 14.72
Figure 15.1 Relay 4U Chassis Front-Panel Layout 15.2
Figure 15.2 Example 3U Rear-Panel Layout 15.3
Figure 15.3 Example 4U Rear-Panel Layout in Relay With Bay Cards 15.3
Figure 15.4 EIA-232 Connector Pin Numbers 15.3
Figure 15.5 Failover Network Topology 15.10
Figure 15.6 Using Internal Ethernet Switch to Add Networked Devices 15.11
Figure 15.7 SEL-2600A RTD Module and the Relay 15.42

Figure 15.8 MET T Command Response 15.43
Figure 15.9 MET T Command Response for Status Problem 15.43
Figure 15.10 Example Direct Networking Topology 15.44
Figure 15.11 Example FTP Session 15.46
Figure 15.12 Partial Contents of SET_P5.TXT 15.47
Figure 15.13 Telnet Connection Dialog Box 15.48
Figure 15.14 Example Telnet Session 15.49
Figure 16.1 DNP3 Multidrop Network Topology 16.4
Figure 16.2 DNP3 Star Network Topology 16.5
Figure 16.3 DNP3 Network With Communications Processor 16.5
Figure 16.4 Sample Response to SHO D Command 16.24
Figure 16.5 Sample Custom DNP3 Analog Input Map Settings 16.26
Figure 16.6 DNP3 Application Network Diagram 16.26
Figure 16.7 SEL-421 Example DNP Map Settings 16.28
Figure 16.8 DNP3 LAN/WAN Application Example Ethernet Network 16.31
Figure 16.9 Add Binary Inputs to SER Point List 16.33
Figure 17.1 MMS Client View of the CON Logical Device 17.8
Figure 17.2 Relay Predefined Reports 17.11
Figure 17.3 GOOSE Quality Attributes 17.14
Figure 17.4 Example Current Summation 17.19
Figure 17.5 Example Current-Summation Configuration 17.20
Figure 17.6 Independent Bus Mode With PTP Time Synchronization on the Process Bus 17.22
Figure 17.7 Independent Bus Mode With PTP Time Synchronization on the Station Bus 17.22
Figure 17.8 Independent Bus Mode With IRIG Time Synchronization 17.23
Figure 17.9 Merged Bus Mode With PTP Time Synchronization 17.23
Figure 17.10 Use Ethernet Switch to Engineer Network Path for GOOSE Messages. 17.24
Figure 17.11 Set controllableModeSupported = True 17.25
Figure 17.12 Default Quality Check on GOOSE Subscription if Quality is Present 17.27
Figure 17.13 Relay Operations in On Mode 17.28
Figure 17.14 Relay Operations in Blocked Mode 17.29
Figure 17.15 Relay Operations in Test Mode 17.30
Figure 17.16 Relay Operations in Test/Blocked Mode 17.30
Figure 17.17 Relay Operations in Off Mode 17.31
Figure 17.18 Add ICD to Project Tree 17.34
Figure 17.19 Configure an SV Publication 17.35
Figure 17.20 Example SV Publication Data Set 17.35
Figure 17.21 Configure SV Subscription 17.36
Figure 17.22 Send SEL-401 CID File 17.36
Figure 17.23 Send SEL-421-7 CID File 17.37
Figure 17.24 SEL-401 Publication Status 17.37
Figure 17.25 SEL-421 SV Subscription Status 17.37
Figure 18.1 Synchrophasor Processing Block Diagram 18.3
Figure 18.2 Magnitude Frequency Response 18.3
Figure 18.3 TCP Connection 18.14
Figure 18.4 UDP_T and UDP_U Connections 18.15
Figure 18.5 UDP_S Connection 18.15
Figure 18.6 Sample SEL-487E MET PM Command Response 18.22
Figure 18.7 Synchrophasor Control Application 18.34
Figure 18.8 PMU Global Settings 18.35
Figure 18.9 Enabling Fast Operate Messages on Port 5 ....18.35
Figure 18.10 Ethernet Port 5 Settings for Communications Using C37.118 Extended Fame 18.35
Figure 18.11 Example COM RTC Command Response 18.39
Figure 18.12 Real-Time Control Application 18.39
Figure 18.13 Local Relay SELOGIC Settings 18.40
Figure 18.14 Remote Relay SELOGIC Settings 18.40
Figure 18.15 Remote Relay Global Settings 18.40

Figure 18.16 Local Relay Global Settings 18.41
Figure 18.17 Remote Relay Port Settings 18.41
Figure 18.18 Local Relay Port Settings 18.41
Figure 18.19 Example COM RTC Command Response 18.42
Figure 19.1 Sample TiDL System Topology 19.2
Figure 19.2 Rear Panel of Relays With TiDL 19.2
Figure 19.3 Axion Chassis 19.3
Figure 19.4 SEL-2243 Power Coupler 19.3
Figure 19.5 SEL-2244-2 Digital Input Module 19.4
Figure 19.6 SEL-2244-5 Fast High-Current Digital Output Module 19.4
Figure 19.7 SEL-2245-42 AC Analog Input Module 19.5
Figure 19.8 Example SV Network 19.6
Figure 19.9 Example Architect SV Publication Configuration 19.8
Figure 19.10 SEL-421-7 SV Subscriber Relay, 4U Rear Panel 19.10
Figure 19.11 Example Architect SV Subscription Configuration 19.11
Figure B.1 Prepare the Device (Step 1 of 4) B.8
Figure B.2 Load Firmware (Step 2 of 4) B.9
Figure B.3 Load Firmware (Step 3 of 4) B.10
Figure B.4 Verify Device Settings (Step 4 of 4) B.10
Figure B.5 Transferring New Firmware B.15
Figure B.6 Transferring New Firmware B.15
Figure B.7 Firmware Upload File Selection Page B.19
Figure B.8 Firmware Upgrade Confirmation B.19
Figure B.9 EtherCAT Cal Board (ECB) FID B.25
Figure B.10 TiDL Interface Board SD Card Slot B.26

Preface

This manual provides information and instructions for operating the SEL-400 series relays. This manual is for use by power and integration engineers and others experienced in protective relaying applications and SCADA integration. This manual describes features common to most SEL-400 series relays. Each SEL-400 series product includes its own instruction manual that describes the protection features and unique characteristics of that specific relay.

Manual Overview

This manual is a comprehensive work covering common aspects of SEL-400 series relay application and use. Read the sections that pertain to your application to gain valuable information about using SEL-400 series relays. An overview of each manual section and section topics follows.

Preface. Describes manual organization and conventions used to present information, as well as safety information.

Section 1: Introduction. Introduces SEL-400 series relays common features.

Section 2: PC Software. Explains how to use ACSELERATOR QuickSet SEL-5030 Software.

Section 3: Basic Relay Operations. Describes how to perform fundamental operations such as applying power and communicating with the relay, setting and viewing passwords, checking relay status, viewing metering data, reading event reports and Sequential Events Recorder (SER) records, operating relay control outputs and control inputs, and using relay features to make relay commissioning easier.

Section 4: Front-Panel Operations. Describes the LCD display messages and menu screens. Shows you how to use front-panel pushbuttons and read targets. Provides information about local substation control and how to make relay settings via the front panel.

Section 5: Control. Describes various control features of the relay, including circuit breaker operation, disconnect operation, remote bits, and one-line diagrams.

Section 6: Autoreclosing. Explains how to operate the two-circuit breaker multishot recloser. Describes how to set the relay for single-pole reclosing, three-pole reclosing, or both. Shows selection of the lead and follow circuit breakers.

Section 7: Metering. Provides information on viewing current, voltage, power, and energy quantities. Describes how to view other common internal operating quantities.

Section 8: Monitoring. Describes how to use the circuit breaker monitors and the substation dc battery monitors.

Section 9: Reporting. Explains how to obtain and interpret high-resolution raw data oscillograms, filtered event reports, event summaries, history reports, and SER reports. Discusses how to enter SER trigger settings.

Section 10: Testing, Troubleshooting, and Maintenance. Describes techniques for testing, troubleshooting, and maintaining the relay. Includes the list of status notification messages and a troubleshooting chart.

Section 11: Time and Date Management. Explains timekeeping principles, synchronized phasor measurements, and estimation of power system states using the high-accuracy time-stamping capability. Presents real-time load flow/power flow application ideas.

Section 12: Settings. Provides a list of all common SEL-400 series relay settings and defaults.

Section 13: SELOGIC Control Equation Programming. Describes multiple setting groups and SELOGIC control equations and how to apply these equations. Discusses expanded SELOGIC control equation features such as PLC-style commands, math functions, counters, and conditioning timers. Provides a tutorial for converting older format SELOGIC control equations to new freeform equations.

Section 14: ASCII Command Reference. Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.

Section 15: Communications Interfaces. Explains the physical connection of the relay to various communications network topologies. Describes the various software protocols and how to apply these protocols to substation integration and automation. Includes details about Ethernet IP protocols, SEL ASCII, SEL Compressed ASCII, SEL Fast Meter, SEL Fast Operate, SEL Fast SER, and enhanced MIRRORED BITS communications.

Section 16: DNP3 Communication. Describes the DNP3 communications protocol and how to apply this protocol to substation integration and automation. Provides a Job Done example for implementing DNP3 in a substation.

Section 17: IEC 61850 Communication. Describes the IEC 61850 protocol and how to apply this protocol to substation automation and integration. Includes IEC 61850 protocol compliance statements.

Section 18: Synchrophasors. Describes the basic concepts of remote data acquisition systems. This includes both the Time-Domain Link (TiDL) remote data acquisition system, which uses SEL-2440 Axion modules to provide remote data acquisition and I/O communication, and UCA 61850-9-2LE Sampled Values.

Section 19: Remote Data Acquisition. Describes the basic concepts of remote data acquisition systems. This includes both the Time-Domain Link (TiDL) remote data acquisition system, which uses SEL-2440 Axion modules to provide remote data acquisition and I/O communication, and UCA 61850-9-2LE Sampled Values.

Appendix A: Manual Versions. Lists the current manual version and details differences between the current and previous versions.

Appendix B: Firmware Upgrade Instructions. Describes the procedure to update the firmware stored in Flash memory.

Appendix C: Cybersecurity Features. Describes the various features of the relay that impact cybersecurity.

Glossary. Defines various technical terms used in the SEL-400 series instruction manuals.

Safety Information

Dangers, Warnings, and Cautions

This manual uses three kinds of hazard statements, defined as follows:

⚠DANGER
Indicates an imminently hazardous situation that, if not avoided, **will** result in death or serious injury.

⚠WARNING
Indicates a potentially hazardous situation that, if not avoided, **could** result in death or serious injury.

⚠CAUTION
Indicates a potentially hazardous situation that, if not avoided, **may** result in minor or moderate injury or equipment damage.

Safety Symbols

The following symbols are often marked on SEL products.

	**⚠CAUTION** Refer to accompanying documents.	**⚠ATTENTION** Se reporter à la documentation.
	Earth (ground)	Terre
	Protective earth (ground)	Terre de protection
	Direct current	Courant continu
	Alternating current	Courant alternatif
	Both direct and alternating current	Courant continu et alternatif
	Instruction manual	Manuel d'instructions

Safety Marks

The following statements apply to this device.

General Safety Marks

⚠CAUTION There is danger of explosion if the battery is incorrectly replaced. Replace only with Rayovac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mistreated. Do not recharge, disassemble, heat above 100°C, or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.	**⚠ATTENTION** Une pile remplacée incorrectement pose des risques d'explosion. Remplacez seulement avec un Rayovac no BR2335 ou un produit équivalent recommandé par le fabricant. Voir le guide d'utilisateur pour les instructions de sécurité. La pile utilisée dans cet appareil peut présenter un risque d'incendie ou de brûlure chimique si vous en faites mauvais usage. Ne pas recharger, démonter, chauffer à plus de 100°C ou incinérer. Éliminez les vieilles piles suivant les instructions du fabricant. Gardez la pile hors de la portée des enfants.
For use in Pollution Degree 2 environment.	Pour l'utilisation dans un environnement de Degré de Pollution 2.

Other Safety Marks (Sheet 1 of 2)

⚠DANGER Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.	**⚠DANGER** Débrancher tous les raccordements externes avant d'ouvrir cet appareil. Tout contact avec des tensions ou courants internes à l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
⚠DANGER Contact with instrument terminals can cause electrical shock that can result in injury or death.	**⚠DANGER** Tout contact avec les bornes de l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
⚠WARNING Use of this equipment in a manner other than specified in this manual can impair operator safety safeguards provided by this equipment.	**⚠AVERTISSEMENT** L'utilisation de cet appareil suivant des procédures différentes de celles indiquées dans ce manuel peut désarmer les dispositifs de protection d'opérateur normalement actifs sur cet équipement.
⚠WARNING Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.	**⚠AVERTISSEMENT** Seules des personnes qualifiées peuvent travailler sur cet appareil. Si vous n'êtes pas qualifiés pour ce travail, vous pourriez vous blesser avec d'autres personnes ou endommager l'équipement.
⚠WARNING This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.	**⚠AVERTISSEMENT** Cet appareil est expédié avec des mots de passe par défaut. A l'installation, les mots de passe par défaut devront être changés pour des mots de passe confidentiels. Dans le cas contraire, un accés non-autorisé á l'équipement peut être possible. SEL décline toute responsabilité pour tout dommage résultant de cet accés non-autorisé.
⚠WARNING Do not look into the fiber ports/connectors.	**⚠AVERTISSEMENT** Ne pas regarder vers les ports ou connecteurs de fibres optiques.
⚠WARNING Do not look into the end of an optical cable connected to an optical output.	**⚠AVERTISSEMENT** Ne pas regarder vers l'extrémité d'un câble optique raccordé à une sortie optique.
⚠WARNING Do not perform any procedures or adjustments that this instruction manual does not describe.	**⚠AVERTISSEMENT** Ne pas appliquer une procédure ou un ajustement qui n'est pas décrit explicitement dans ce manuel d'instruction.
⚠WARNING During installation, maintenance, or testing of the optical ports, use only test equipment qualified for Class 1 laser products.	**⚠AVERTISSEMENT** Durant l'installation, la maintenance ou le test des ports optiques, utilisez exclusivement des équipements de test homologués comme produits de type laser de Classe 1.
⚠WARNING Incorporated components, such as LEDs and transceivers are not user serviceable. Return units to SEL for repair or replacement.	**⚠AVERTISSEMENT** Les composants internes tels que les leds (diodes électroluminescentes) et émetteurs-récepteurs ne peuvent pas être entretenus par l'usager. Retourner les unités à SEL pour réparation ou remplacement.
⚠CAUTION Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.	**⚠ATTENTION** Les composants de cet équipement sont sensibles aux décharges électrostatiques (DES). Des dommages permanents non-décelables peuvent résulter de l'absence de précautions contre les DES. Raccordez-vous correctement à la terre, ainsi que la surface de travail et l'appareil avant d'en retirer un panneau. Si vous n'êtes pas équipés pour travailler avec ce type de composants, contacter SEL afin de retourner l'appareil pour un service en usine.
⚠CAUTION Equipment damage can result from connecting ac circuits to Hybrid (high-current interrupting) control outputs. Do not connect ac circuits to Hybrid control outputs. Use only dc circuits with Hybrid control outputs.	**⚠ATTENTION** Des dommages à l'appareil pourraient survenir si un circuit CA était raccordé aux contacts de sortie à haut pouvoir de coupure de type "Hybrid." Ne pas raccorder de circuit CA aux contacts de sortie de type "Hybrid." Utiliser uniquement du CC avec les contacts de sortie de type "Hybrid."
⚠CAUTION Substation battery systems that have either a high resistance to ground (greater than 10 kΩ) or are ungrounded when used in conjunction with many direct-coupled inputs can reflect a dc voltage offset between battery rails. Similar conditions can exist for battery monitoring systems that have high-resistance balancing circuits or floating grounds. For these applications, SEL provides optional ground-isolated (optoisolated) contact inputs. In addition, SEL has published an application advisory on this issue. Contact the factory for more information.	**⚠ATTENTION** Les circuits de batterie de postes qui présentent une haute résistance à la terre (plus grande que 10 kΩ) ou sont isolés peuvent présenter un biais de tension CC entre les deux polarités de la batterie quand utilisés avec plusieurs entrées à couplage direct. Des conditions similaires peuvent exister pour des systèmes de surveillance de batterie qui utilisent des circuits d'équilibrage à haute résistance ou des masses flottantes. Pour ce type d'applications, SEL peut fournir en option des contacts d'entrée isolés (par couplage optoélectronique). De surcroît, SEL a publié des recommandations relativement à cette application. Contacter l'usine pour plus d'informations.

Other Safety Marks (Sheet 2 of 2)

⚠CAUTION If you are planning to install an INT4 I/O interface board in your relay, first check the firmware version of the relay. If the firmware version is R111 or lower, you must first upgrade the relay firmware to the newest version and verify that the firmware upgrade was successful before installing the new board. Failure to install the new firmware first will cause the I/O interface board to fail, and it may require factory service. Complete firmware upgrade instructions are provided when new firmware is ordered.	**⚠ATTENTION** Si vous avez l'intention d'installer une Carte d'Interface INT4 I/O dans votre relais, vérifiez en premier la version du logiciel du relais. Si la version est R111 ou antérieure, vous devez mettre à jour le logiciel du relais avec la version la plus récente et vérifier que la mise à jour a été correctement installée sur la nouvelle carte. Les instructions complètes de mise à jour sont fournies quand le nouveau logiciel est commandé.
⚠CAUTION Field replacement of I/O boards INT1, INT2, INT5, INT6, INT7, or INT8 with INT4 can cause I/O contact failure. The INT4 board has a pickup and dropout delay setting range of 0–1 cycle. For all other I/O boards, pickup and dropout delay settings (IN201PU–IN224PU, IN201DO–IN224DO, IN301PU–IN324PU, and IN301DO–IN324DO) have a range of 0–5 cycles. Upon replacing any I/O board with an INT4 board, manually confirm reset of pickup and dropout delays to within the expected range of 0–1 cycle.	**⚠ATTENTION** Le remplacement en chantier des cartes d'entrées/sorties INT1, INT2, INT5, INT6, INT7 ou INT8 par une carte INT4 peut causer la défaillance du contact d'entrée/sortie. La carte INT4 présente un intervalle d'ajustement pour les délais de montée et de retombée de 0 à 1 cycle. Pour toutes les autres cartes, l'intervalle de réglage du délai de montée et retombée (IN201PU–IN224PU, IN201DO– IN224DO, IN301PU–IN324PU, et IN301DO–IN324DO) est de 0 à 5 cycles. Quand une carte d'entrées/sorties est remplacée par une carte INT4, vérifier manuellement que les délais de montée et retombée sont dans l'intervalle de 0 à 1 cycle.
⚠CAUTION Do not install a jumper on positions A or D of the main board J21 header. Relay misoperation can result if you install jumpers on positions J21A and J21D.	**⚠ATTENTION** Ne pas installer de cavalier sur les positions A ou D sur le connecteur J21 de la carte principale. Une opération intempestive du relais pourrait résulter suite à l'installation d'un cavalier entre les positions J21A et J21D.
⚠CAUTION Insufficiently rated insulation can deteriorate under abnormal operating conditions and cause equipment damage. For external circuits, use wiring of sufficiently rated insulation that will not break down under abnormal operating conditions.	**⚠ATTENTION** Un niveau d'isolation insuffisant peut entraîner une détérioration sous des conditions anormales et causer des dommages à l'équipement. Pour les circuits externes, utiliser des conducteurs avec une isolation suffisante de façon à éviter les claquages durant les conditions anormales d'opération.
⚠CAUTION Relay misoperation can result from applying other than specified secondary voltages and currents. Before making any secondary circuit connections, check the nominal voltage and nominal current specified on the rear-panel nameplate.	**⚠ATTENTION** Une opération intempestive du relais peut résulter par le branchement de tensions et courants secondaires non conformes aux spécifications. Avant de brancher un circuit secondaire, vérifier la tension ou le courant nominal sur la plaque signalétique à l'arrière.
⚠CAUTION Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.	**⚠ATTENTION** Des problèmes graves d'alimentation et de terre peuvent survenir sur les ports de communication de cet appareil si des câbles d'origine autre que SEL sont utilisés. Ne jamais utiliser de câble de modem nul avec cet équipement.
⚠CAUTION Do not connect power to the relay until you have completed these procedures and receive instruction to apply power. Equipment damage can result otherwise.	**⚠ATTENTION** Ne pas mettre le relais sous tension avant d'avoir complété ces procédures et d'avoir reçu l'instruction de brancher l'alimentation. Des dommages à l'équipement pourraient survenir autrement.
⚠CAUTION Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.	**⚠ATTENTION** L'utilisation de commandes ou de réglages, ou l'application de tests de fonctionnement différents de ceux décrits ci-après peuvent entraîner l'exposition à des radiations dangereuses.

General Information

The *SEL-400 Series Relays Instruction Manual* uses certain conventions that identify particular terms and help you find information. To benefit fully from reading this manual, take a moment to familiarize yourself with these conventions.

Typographic Conventions

There are three ways users typically communicate with SEL-400 series relays:










- Using a command line interface on a PC terminal emulation window
- Using the front-panel menus and pushbuttons
- Using QuickSet Software

The instructions in this manual indicate these options with specific font and formatting attributes. The following table lists these conventions:

Example	Description
STATUS	Commands, command options, and command variables typed at a command line interface on a PC.
n **SUM *n***	Variables determined based on an application (in bold if part of a command).
<Enter>	Single keystroke on a PC keyboard.
<Ctrl+D>	Multiple/combination keystroke on a PC keyboard.
Start > Settings	PC software dialog boxes and menu selections. The > character indicates submenus.
ENABLE	Relay front- or rear-panel labels and pushbuttons.
`MAIN > METER`	Relay front-panel LCD menus and relay responses visible on the PC screen. The > character indicates submenus.

Logic Diagrams

Logic diagrams in this manual follow the conventions and definitions shown below.

NAME	SYMBOL	FUNCTION
COMPARATOR		Input A is compared to input B. Output C asserts if A is greater than B.
INPUT FLAG		Input A comes from other logic.
OR		Either input A or input B asserted cause output C to assert.
EXCLUSIVE OR		If either A or B is asserted, output C is asserted. If A and B are of the same state, C is deasserted.
NOR		If neither A nor B asserts, output C asserts.
AND		Input A and input B must assert to assert output C.
AND W/ INVERTED INPUT		If input A is asserted and input B is deasserted, output C asserts. Inverter "0" inverts any input or output on any gate.
NAND		If A and/or B are deasserted, output C is asserted.
TIME DELAYED PICK UP AND/OR TIME DELAYED DROP OUT		X is a time-delay-pickup value; Y is a time-delay-dropout value. B asserts time X after input A asserts; B will not assert if A does not remain asserted for time X. If X is zero, B will assert when A asserts. If Y is zero, B will deassert when A deasserts.
EDGE TRIGGER TIMER		Rising edge of A starts timers. Output B will assert time X after the rising edge of A. B will remain asserted for time Y. If Y is zero, B will assert for a single processing interval. Input A is ignored while the timers are running.
SET RESET FLIP FLOP		Input S asserts output Q until input R asserts. Output Q deasserts or resets when R asserts.
FALLING EDGE		B asserts at the falling edge of input A.
RISING EDGE		B asserts at the rising edge of input A.

Trademarks

All brand or product names appearing in this document are the trademark or registered trademark of their respective holders. No SEL trademarks may be used without written permission.

SEL trademarks appearing in this manual are shown in the following table.

ACSELERATOR Analytic Assistant®	SEL-2407®
ACSELERATOR Architect®	SELOGIC®
ACSELERATOR QuickSet®	SEL Compass®
Best Choice Ground Directional Element®	SYNCHROWAVE®
MIRRORED BITS®	Time-Domain Link (TiDL®) technology

EtherCAT is registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

SECTION 1

Introduction

The SEL-400 series family of relays feature high-performance protection for a variety of applications. All relays feature extensive metering, monitoring, and data recording, including high-resolution data capture and reporting.

Relays feature expanded SELOGIC control equation programming for easy and flexible implementation of custom protection and control schemes. The relays have separate protection and automation SELOGIC control equation programming areas with extensive protection and automation programming capability.

Relays provide extensive communications interfaces from standard SEL ASCII and enhanced MIRRORED BITS communications protocols to Ethernet connectivity with the optional Ethernet card. With the Ethernet card, you can employ common industry communications tools, including Telnet, File Transfer Protocol (FTP), DNP3 (serial and LAN/WAN), and the IEC 61850 Edition 2 standard suite of protocols.

NOTE: Some SEL-400 series relays are compliant with Edition 1 of the IEC 61850 standard.

Relays interface with ACSELERATOR QuickSet SEL-5030 Software. QuickSet assists you in setting, controlling, and acquiring data from the relays, both locally and remotely. ACSELERATOR Architect SEL-5032 Software is included with purchase of the optional Ethernet card with IEC 61850 protocol support. Architect enables you to view and configure IEC 61850 settings via a GUI.

Most relays support synchrophasor measurement. Synchrophasor measurements are available when a high-accuracy time source is connected to the relay. The relay supports the IEEE C37.118, Standard for Synchrophasors for Power Systems.

Most relays feature bay control functionality. The mimic display selected is displayed on the front-panel screen in one-line diagram format. The number of disconnects and breakers that can be controlled by the relay are a function of the selected mimic display screen. Control of the breakers and disconnects is available through front-panel pushbuttons, ASCII interface, Fast Message protocol, or SELOGIC control equations.

A simple and robust hardware design features efficient digital signal processing. Combined with extensive self-testing, these features provide relay reliability and enhance relay availability.

Common Features

Automation. Take advantage of enhanced automation features that include programmable elements for local control, remote control, protection latching, and automation latching. Local metering on the large-format front-panel LCD eliminates the need for separate panel meters. Use serial and Ethernet links to efficiently transmit key information, including metering data, protection element and control I/O status, Sequential Events Recorder (SER) reports, breaker monitor, relay summary event reports, and time synchronization. Use expanded SELOGIC control equa-

tions with math and comparison functions in control applications. Incorporate as many as 1000 lines of automation logic to speed and improve control actions.

Oscillography and Event Reporting. Record voltages, currents, and internal logic points as fast as an 8 kHz sampling rate. Phasor and harmonic analysis features allow investigation of relay and system performance.

Sequential Events Recorder (SER). Record the last 1000 entries, including setting changes, startups, and selectable logic elements.

High-Accuracy Time Stamping. Time-stamp binary COMTRADE event reports with real-time accuracy of better than 10 µs. View system state information to an accuracy of better than 1/4 of an electrical degree.

Digital Relay-to-Relay Communication. Use enhanced MIRRORED BITS communications to monitor internal element conditions between relays within a station, or between stations, by using SEL fiber-optic transceivers. Send digital, analog, and virtual terminal data over the same MIRRORED BITS channel.

Ethernet Access. Access all relay functions with the optional Ethernet card. Interconnect with automation systems by using IEC 61850 or DNP3 LAN/WAN protocols directly or through an SEL-3530 RTAC. Use FTP for high-speed data collection.

Time-Domain Link (TiDL). Reduce costs with TiDL technology. With this simple-to-configure solution, the relay ac inputs and most of its digital inputs and outputs are distributed using SEL-2240 Axion modules. The Axion modules are connected to the relay through use of direct fiber connections. By placing the Axion modules near the primary equipment, you can achieve significant reductions in copper cabling while remaining cybersecure.

Parallel Redundancy Protocol (PRP). Provide seamless recovery from any single Ethernet network failure with this protocol, in accordance with IEC 62439-3. The Ethernet network and all traffic are fully duplicated with both copies operating in parallel.

Increased Security. Set unique passwords for each access level. The relay divides control and settings into seven relay access levels. The relay has separate breaker, protection, automation, and output access levels, among others.

Rules-Based Settings Editor. Communicate with and set the relay by using an ASCII terminal, or use the PC-based QuickSet software to configure the relay and analyze fault records with relay element response.

Settings Reduction. Show only the settings for the functions and elements you have enabled using internal relay programming.

Alias Settings. Use as many as 200 aliases to rename any digital or analog quantity in the relay. The aliases are available for use in customized programming, making initial programming and maintenance easy.

SECTION 2

PC Software

SEL Grid Configurator Software

SEL Grid Configurator Software is a tool for engineers and technicians to quickly and easily design, deploy, and manage device configurations for power system protection, control, metering, and monitoring. Through use of this software, you can perform the following:

- Configure settings for supported devices.
- Organize and manage device settings.
- Read and send settings for supported devices.
- Read reports from supported devices.

Installation

Overview

To install the software, you must have at least the following.

Table 2.1 Minimum Requirements

Supported Operating Systems:	Microsoft Windows 10 (64-bit) Microsoft Server 2016 (64-bit)
Processor Speed:	1 GHz (64-bit) or faster
RAM:	2 GB
Disk Space:	1 GB available
Printer:	Default printer installed for printer settings
Monitor:	1280 x 800 or higher resolution monitor **Note:** For best viewing of the application windows and text, you may need to enter your Windows operating system settings and adjust the screen resolution settings to make text and other items larger or smaller.
Other Peripherals:	Mouse or other pointing device
Communications:	Serial or Ethernet connections to allow communication with SEL devices
Required Third-Party Software:	Microsoft .NET Framework 4.7.2

Two different installations of Grid Configurator are offered: an Admin Install and a User Install. Both install the same version of the software but support different use cases. SEL recommends using the Admin Install in most cases. *Table 2.2* illustrates the differences and the different use cases for the two installation types.

Table 2.2 Differences Between Admin Install and User Install

Admin Install	User Install
Requires administrative privileges to install on the computer.	Does NOT require administrative privileges to install on the computer.
Accessible by all users on the same computer.	Accessible only to the user that installed the software.
Uses the ACSELERATOR Database, the same database used by ACSELERATOR QuickSet Device Manager, if installed. This provides a means to view and access supported devices from both Grid Configurator and Device Manager.	Uses a separate database from QuickSet Device Manager. The User Install of Grid Configurator cannot connect to an ACSELERATOR Database.
May require an update to QuickSet and Device Manager for compatibility. If an update is necessary, the user will be notified during Grid Configurator installation. The user will then have the opportunity to cancel installation at that time.	Never requires an update to an existing installation of QuickSet.

Examples of when to use the User Install:

- A user must install the software but lacks administrative privileges on the computer.
- A user wants to try a new version of Grid Configurator before full deployment.
- A user must use Grid Configurator on the same computer on which an incompatible (and unable to be upgraded) version of QuickSet is installed.

ACSELERATOR QuickSet Compatibility

If using the Legacy Device Driver, QuickSet version 6.3.0.7 or later is required for compatibility with Grid Configurator. If using Device Manager, QuickSet version 6.8.2.0 or later is required for compatibility with SEL Grid Configurator.

Installation Instructions

Once you have decided on the best installation, perform the following:

Step 1. Obtain the SEL Grid Configurator installation files from either the website (selinc.com/products/5037) or SEL Compass software.

Step 2. Run the installation file.

Step 3. If you agree to the terms of the license agreement, select **I accept the license agreement**.

Step 4. If you are running the User Install, select **Install** and go to *Step 6*. If you are running the Admin install, select **Next** and continue to *Step 5*.

NOTE: The following option is only available in the Admin Install. Skip *Step 5* if you are running the User Install.

Step 5. Select the desired installation type.

a. Select **Typical** to use all default installation options, and then select **Install** to install the application.




Figure 2.1 Select Typical to Accept All Default Installation Options or Select Custom to View or Modify Them

b. Select **Custom** to choose where to install the application and the ACSELERATOR Database.

c. Select **Next**.

d. Enter the desired folder location or select **Browse** to select a folder and then select **Next**.




Figure 2.2 Select the Install Location for SEL Grid Configurator

e. Enter the desired folder locations for the database binaries and data or select **Browse** to select a folder and then select **Install**.




Figure 2.3 Select the Install Location for the ACSELERATOR Database

Step 6. After the installation process has been completed, select **Next**.

Step 7. Select **Finish** to close the installation wizard.




Figure 2.4 SEL Grid Configuration Installation Completed Successfully

Silent Installation

Grid Configurator supports a command-line interface for silent, automated installations. The following parameters are supported:

- **/Silent**: Requires no end-user interaction and supports automated installs via scripting.
- **/AgreeEULA**: Represents an explicit approval of the License Agreement (EULA) to prevent showing the License Agreement form. This must be included with the /Silent option to perform a silent installation of Grid Configurator.
- **/InstallPath**: Specifies the selected folder location when the default is not desired.
- **/DatabaseBinInstallPath**: Specifies the selected folder location for database binary files.
- **/DatabaseDataInstallPath**: Specifies the selected folder location for database data files.

Examples:

To perform a silent, default installation, execute the following:

```
SEL.Grid.UserInstaller-x.x.x.x.exe /Silent /AgreeEULA
```

To perform a silent installation while specifying the installation paths, execute the following:

```
SEL.Grid.AdminInstaller-x.x.x.x.exe /Silent /AgreeEULA /InstallPath="(Select file
   location)"
/DatabaseBinInstallPath="(Select database binaries location)"
   /DatabaseDataInstallPath=
"(Select Database data location)"
```

Uninstalling Grid Configurator

Grid Configurator supports uninstallation by the following methods:

- Through Windows Apps & features (Admin Install only)
- Through Windows Start Menu via an **Uninstall SEL Grid Configurator** shortcut in the **SEL Applications** folder (User Install only)
- Through SEL Compass
- Silently using the Grid Configurator uninstaller's command-line interface

Grid Configurator Uninstaller

The Grid Configurator uninstaller (uninstall.exe) is located in the Uninstall folder in the Grid Configurator install folder. The following parameters are supported:

- **/Silent**: A silent uninstallation shall be performed.
- **/RemoveDatabaseData**: Database data will be removed as part of uninstallation (User Install only).

Example:

To perform a silent uninstall, execute the following:

```
uninstall.exe /Silent
```

Removing Database Data (User Install Only)

The database data contains device information, settings, and collected device reports. By default, the database data will remain on the machine when uninstalling Grid Configurator. An option to remove the database data is available with the User Uninstall but not the Admin Uninstall. If you intend to reinstall Grid Configurator in the future, it is recommended to not remove this data. To remove the database data, select the box in the User Uninstallation Wizard (see *Figure 2.5*).




Figure 2.5 Option to Remove Database Data on Uninstallation (User Install Only)

In the case of the Admin Uninstall, the ACSELERATOR Database is not automatically removed. The ACSELERATOR Database requires manual removal via Windows Apps & features or SEL Compass.

Getting Started

This section provides the basic process for creating and deploying settings for a new device. More detailed information on each part of the user interface is available in the *SEL Grid Configurator Instruction Manual*. When you create a new device project, the software will prompt you for a part number. If you have none at the present time, start with the default part number; you may change it later.

Step 1. Using a computer on which Windows 10 is installed, open Grid Configurator by selecting the Windows start button (left end of the Taskbar in Windows 10), scroll down and select **SEL Applications**, then select the Grid Configurator icon. Alternatively, you can pin Grid Configurator to the start panel, taskbar, or desktop on your computer.

Step 2. Create a new device by selecting **Add Device** from the context menu at the top of the System Explorer, as *Figure 2.6* illustrates.




Figure 2.6 Add a New Device Project

Step 3. Select the type of device.

Step 4. Fill in a project name, setting version, and part number. Select **OK**. A device project includes all of the information (such as settings, comments, communications parameters, etc.) that Grid Configurator manages for a device, *Figure 2.7* shows how a new device project looks in the System Explorer.




Figure 2.7 New Device in the System Explorer

Step 5. Select **Main Features > Protection Elements** from the Device Explorer, as illustrated in the green highlighted area of *Figure 2.8*. Using the controls next to the Available Protection Elements, enable as many protection functions as necessary. Repeat for each setting group by using the group selector (highlighted in orange in *Figure 2.8*) in the Device Commands menu. The features and groups Grid Configurator shows in this view vary greatly depending upon the relay, meter, or distribution controller you are configuring. Refer to the device instruction manual for detailed information about the features available in your particular device.




Figure 2.8 Protection Elements View

The views and editors available in the Device Explorer vary depending upon the device. The functionality of the device being configured determines the available settings groups. In the Settings Grid view, settings are organized hierarchically in a tree format. Settings categories have a small triangle to the left. When you click this triangle, the settings category expands to show additional available settings related to the overarching category, as shown in *Figure 2.9*. Click the triangle again to collapse that portion of the tree.

In any device settings view, such as Protection Elements or Settings Grid, an indicator displays next to any setting you have changed. The change indicator persists as long as you have the device project open.




Figure 2.9 Settings Grid View

Some settings will be disabled (grayed out) by default. Grid Configurator displays settings as disabled according to such various factors as your part number selection, which protections elements you have enabled, etc. Refer to your device instruction manual to learn details about the specific settings for your device. Grid Configurator makes settings available for editing once you change the options that caused them to be unavailable.

Step 6. In the Settings Grid view, expand the tree to see all settings and groups available in your device. Select an entry in the tree to view the settings editor for that element. Edit the setting value either by directly editing in the grid or by selecting the ellipsis button in the Value cell if available. *Figure 2.10* shows an example of each editing workflow. For setting 46Q1P1, which requires a numerical entry, you can directly select and edit the necessary value in the Value cell. Setting 46QO1 requires a value from a list. Select the ellipsis button in the Value cell to open the selection helper, which displays the options available for that setting. Select the value and then select **OK**.




Figure 2.10 Editing Settings and Automatic Validation

If you enter a settings value into a field and that value is invalid or outside the acceptable range, as shown in *Figure 2.10*, Grid Configurator displays an error icon in the Value cell for that setting. A message explaining the error displays if you hover over the Value cell. Correct these errors prior to deploying settings.

Select the alarm icon in the Device Commands menu, as shown in *Figure 2.11*, to see Project Notifications, a report of all settings errors in a device project. Select the notification message to immediately navigate to the invalid setting.




Figure 2.11 Viewing Project Notifications

Step 7. For all remaining settings, navigate the tree or use the search bar to find the necessary settings and alter the appropriate values.

Step 8. Select **Communications > Connections**, as shown in *Figure 2.12*. Enter the connection parameters for your device. Grid Configurator can communicate with devices via serial or network connections.




Figure 2.12 Configuring Communications Options

Step 9. Select **Communications > Security**, as illustrated in *Figure 2.13*. By default, Grid Configurator has the default passwords for your device type. Enter custom passwords if you use them. Refer to your device instruction manual to learn about the access levels and password options for your device.




Figure 2.13 Configuring Security Options



Figure 2.14 Connecting to a Device

Step 10. Select **Connect** in the Device Commands Menu, as shown in *Figure 2.14*. Once the connection is active, you will see a success message and a green dot displays in the device tab and next to the device name in the System Explorer. As long as Grid Configurator has an active connection with the device shown in your workspace, device commands appear similar to *Figure 2.15*.




Figure 2.15 Device Commands Menu for Connected Devices

Step 11. Select the **Send** button, as shown in *Figure 2.15*, to deploy settings to the device. Select the green **Device Operations** icon in the Title Bar, as shown in *Figure 2.16*, to view the progress of the operation.



Figure 2.16 Title Bar During Settings Deployment

Step 12. From the ellipsis button at the top of the System Explorer, select **Open Send Report**, as shown in *Figure 2.17*, to view a report of all send operations.




Figure 2.17 Opening the Send Report

Step 13. Select **Disconnect** from the Device Commands Menu to terminate the connection to the device.

Grid Configurator Interface

Introduction

The user interface of Grid Configurator is divided into a number of viewable areas that can generally be categorized as follows:

Navigators: One or more navigators can be open and visible in the user interface at any time. These generally sit vertically (top to bottom) in the user interface and contain content in rows. In some cases, the content will be hierarchical and collapsible so you can focus only on what you need. A scroll bar appears if the content still extends beyond the viewable space. When the scroll bar appears, Grid Configurator offers three navigational options:

1. Press and drag with your mouse on the scroll bar
2. Hover the mouse over the sidebar and use the mouse scroll wheel
3. Touch the scroll bar and drag your finger in the direction you want the view to move

IMPORTANT: Opening multiple navigators on a smaller screen can make the workspace too confining. You can collapse or expand any navigator individually.

Title Bar: The blue bar at the top of the user interface. It contains the application title and a number of icons for common actions that affect the entire application.

Workspace: The previously mentioned sections of the user interface enable and support the core of the application, your workspace. The content (or view) in the workspace changes depending on the project type and workflow, but the workspace generally includes editable content and reports. Enter and edit content as necessary. Reports are read-only and provide information about your project. As with navigators, Grid Configurator displays scroll bars if the content extends beyond the viewable space.

Accessing Contextual Information

The menu system in Grid Configurator primarily displays via context menus. Select the ellipsis button, ••• , to display the context menu for the item with which you are working. Select in the title bar to activate application help.

User Interface Sections

1. **Title Bar**: Includes the software title and such application-level controls as the light and dark theme.
2. **System Explorer**: A navigator that includes a hierarchical view of all devices in your system. Open device projects from the System Explorer.
3. **Workspace**: The display of any open view or project. Commands and features differ according to the use case for any particular view.




Figure 2.18 Grid Configurator User Interface Overview

Light and Dark Theme




Figure 2.19 Dark Theme

As shown in *Figure 2.19*, toggle the rocker bar on the right side of the title bar to switch between the light and dark theme for the user interface.

ACSELERATOR QuickSet SEL-5030 Software

This section provides information on the following topics:

- *QuickSet Setup on page 2.14*
- *Settings Database Management and Drivers on page 2.16*
- *QuickSet Main Menu on page 2.20*
- *Create and Manage Relay Settings on page 2.21*
- *QuickSet HMI on page 2.31*
- *Analyze Events on page 2.34*
- *QuickSet Help on page 2.44*

SEL-400 series relays come with ACSELERATOR QuickSet SEL-5030 Software, a powerful relay settings, analysis, and measurement tool, to aid you in applying and using the relay. QuickSet reduces engineering costs for relay settings, logic programming, and system analysis. QuickSet makes it easier for you to do the following:

- Create and manage relay settings
  - Create settings for one or more relays
  - Store and retrieve settings with Windows-based PCs
  - Upload and download relay settings files to and from relays

- Analyze events
  - Use the integrated waveform (single event reports) analysis tools
- Control the relay
  - Command relay operation through use of a GUI environment
  - Execute relay serial port commands in terminal mode
- Configure the serial port and passwords

SEL provides QuickSet for easier, more efficient configuration of the relay settings. However, you do not have to use QuickSet to configure a relay; you can use an ASCII terminal or a computer running terminal emulation software to access all relay settings and metering. QuickSet gives you the advantages of rules-based settings checks, SELOGIC control equation Expression Builder, and event analysis.

QuickSet Setup

Obtaining QuickSet

QuickSet can be obtained from the Download area of the SEL website. To have the software automatically update as new relay drivers are released, download and install SEL Compass Software, and then use Compass to download and install QuickSet. When you download QuickSet within Compass, you will be asked to select which relay drivers you wish to include. Select drivers for all SEL relays that you may be required to set. If later you find that additional drivers are required, QuickSet provides an easy method to request new drivers and updates (see *Updating QuickSet on page 2.14*).

QuickSet is also available on DVD upon request.

Updating QuickSet

The QuickSet software consists of a core application plus driver files for individual devices. As new device firmware versions are released, you may need to update QuickSet to add new driver files. This may be accomplished several ways:

- When the **Enable Update Notifications** check box is selected in the **Tools > Options** menu of SEL Compass, the Compass software will automatically check for updates on a specified schedule and facilitate the update process.
- The **Update** icon on the QuickSet startup screen starts SEL Compass and checks for updates.
- The **Install Devices** button on the Settings Editor Selection window starts SEL Compass and presents a menu of available drivers.
- **Check for updates** in the **Help** menu starts SEL Compass and checks for updates.

An Internet connection is required to add new drivers and to receive update notifications.

Serial Communication Parameters

QuickSet can communicate with a relay via any relay serial port set to SEL protocol or via Ethernet. Use the **Communication Parameters** dialog box to configure relay communications settings.

Step 1. Select the **Communication** menu on the top QuickSet toolbar.

Step 2. Click **Parameters** to open this dialog box.

Figure 2.20 shows the QuickSet **Communication Parameters** dialog box.




Figure 2.20 QuickSet Communication Parameters Dialog Box

You can use serial communication via relay Ports 1, 2, 3, and F (front panel). *Figure 2.20* shows the default serial port parameters (9600, 8, N, 1).

Step 1. Enter your relay Access Level 1 and Access Level 2 passwords in the respective text boxes.

Step 2. If you choose a connection type from the **Active Connection Type** drop-down list that is a telephone modem, enter the dial-up telephone number in the **Phone Number** text box.

Ethernet Card

Use the optional Ethernet card for File Transfer Protocol (FTP) and Telnet network communications.

FTP Setup

Step 1. Access the **Network** dialog box from the **Active Connection Type** drop-down list box.

Step 2. Click the **FTP File Transfer Option** button to select FTP as the network communications protocol.

Step 3. Enter the IP address of the relay Ethernet port as the Host IP address.

Step 4. Enter the FTP port number.

Step 5. Enter the relay Access Level 1 and Access Level 2 passwords in the respective text boxes.

See *Changing the Default Passwords in the Terminal on page 3.10*.

Step 6. Use the **Save to Address Book** button to save the entered information with a Connection Name for later use.

Step 7. Set the relay Ethernet port setting **FTPSERV** to **Y**.

Telnet Setup

Step 1. Access the **Network** dialog box from the **Active Connection Type** drop-down list box.

Step 2. Click the **Telnet File Transfer Option** button to select Telnet as the network communications protocol.

The Telnet session uses the relay passwords on the **Communication Parameters** dialog box (*Figure 2.20*). See *Telnet on page 15.13* for more information on Telnet.

Terminal Window

The terminal window provides an ASCII interface on which you can communicate with the relay. This is a basic terminal emulation. Many third-party terminal emulation programs are available with file transfer encoding schemes.

Step 1. Click the QuickSet **Communication** menu.

Step 2. Click **Terminal** to start the terminal window.

Another convenient method to start the terminal is to press **<Ctrl+T>**.

Terminal Logging

When you select the **Terminal Logging** check box in the **Communication** menu, QuickSet records communications events and errors in a log.

Step 1. Click **Communication > Logging > Connection Log** to view the log.

Step 2. Clear the log by selecting **Communication > Logging > Clear Connection Log**.

Settings Database Management and Drivers

Database Manager

QuickSet uses a relay database to save relay settings. QuickSet contains sets of all settings files for each relay that you specify in the **Database Manager**. Choose appropriate storage backup methods and a secure location for storing your relay database files. Use the **File > Database Manager** menu to retrieve a relay database from computer memory.

Relay Database

The default relay database file already configured in QuickSet is **Relay.rdb**. This database contains example settings files for the SEL products with which you can use QuickSet.

Step 1. Open the **Database Manage**r to access the database.

f. Click **File** in the QuickSet top toolbar.

g. Select and click the **Database Manager** menu item. You will see a dialog box similar to *Figure 2.21*.

Step 2. If you wish, you can enter descriptions of the database and/or relay in the **Database Description** and/or **Settings Description** text boxes.

A relay description would consist of special operating characteristics that describe the relay settings including the protection scheme settings and communications settings.




Figure 2.21 QuickSet Database Manager Relay Database

Step 3. Highlight one of the relays listed in **Settings**.

Step 4. Click **Copy** to create a new collection of relay settings.

QuickSet prompts you to provide a new name.

Copy/Move Relays Between Databases

You can create multiple relay databases with the **Database Manager**; these databases are useful for grouping similar protection schemes or geographic areas.

Step 1. Select the **Copy/Move Relays Between Settings Databases** tab to access the dialog box shown in *Figure 2.22*.

Step 2. Click the ellipsis next to **Settings Database B** to open a relay database.

Step 3. Navigate to the desired database location.

Step 4. Click **Open**.

For example, **Relay2.rdb** is the B relay database in *Figure 2.22*.

Step 5. Highlight a relay in the A database.

Step 6. Select **Copy** or **Move**.

Step 7. Click the **>** button to create a new relay in the B database.

Reverse this process to take relays from the B database to the A database.

Copy creates an identical relay that appears in both databases. **Move** removes the relay from one database and places the relay in another database.




Figure 2.22 QuickSet Database Manager Copy/Move

Create a New Database

Step 1. To create and copy an existing database of relays to a new database, select the **File > Database Manager** menu.

Step 2. Select **Copy/Move Relays Between Databases** on the **Database Manager** dialog box.

QuickSet opens the last active database and assigns it as Database A (see *Figure 2.22*).

Step 3. Click on the ellipsis next to **Settings Database B**.

QuickSet prompts you for a file location.

Step 4. Type a new database name.

Step 5. Click **Open**.

Step 6. Answer **Yes**.

The program creates a new empty database.

Step 7. Load relays into the new database as in *Copy/Move Relays Between Databases on page 2.17*.

Drivers

Relay settings folders in QuickSet are closely associated with the QuickSet relay driver that you used to create the settings. The relay settings and the QuickSet drivers must match.

Step 1. Use one of the following methods to view the relay FID (firmware identification) number to determine the active QuickSet drivers.

- ➢ Enter Access Level 1 and use the **STATUS** command from the serial port terminal emulation window.
- ➢ Type **ID <Enter>** in the computer emulation software window (**<Ctrl+T>** from QuickSet).

Step 2. Locate and record the Z-number in the FID string.

The Z-number helps determine the proper QuickSet relay settings driver version when creating or editing relay settings files.

Step 3. View the QuickSet settings driver information at the bottom of the **Settings Editor** window.

The first portion of the Z-number is the QuickSet settings driver version number (see *Figure 2.23*).

Step 4. Compare the QuickSet driver number and the relay FID number.

This QuickSet driver Z-number and the corresponding part of the relay FID must match.




Figure 2.23 QuickSet Software Driver Information in the FID String

Use the first portion of the Z-number (Z001XXX, for example) to determine the correct **Settings Editor** version to select.

Step 5. View the top of the **Settings Editor** window to check the **Settings Editor** driver number (see *Figure 2.24*).




Figure 2.24 Relay Settings Driver Version Number

As SEL develops new drivers, you can update your existing QuickSet with specific relay drivers for each SEL product that uses QuickSet. Use SEL Compass (selinc.com/products/compass/) to download the latest QuickSet drivers.

QuickSet Main Menu

The main menu provides the following options and submenu options. Selected submenu options are explained in detail in *Table 2.3*.

Table 2.3 QuickSet Submenu Options (Sheet 1 of 2)

File	➤ New—Create new settings for a connected device or offline. ➤ Open—Open existing settings stored in a Relay Database (RDB) file. ➤ Close—Close settings instance that is open in the QuickSet window. ➤ Save/Save As—Save settings instance that is open in the QuickSet window to the active Relay Database (RDB) file. ➤ Print Device Settings—Print standard or custom settings reports. ➤ Read—Read settings from a connected device and display the settings in the QuickSet window. ➤ Send—Send settings instance that is open in the QuickSet window to a connected device. ➤ Active Database—Change which Relay Database (RDB) file is used for the Open and Save/Save As commands. ➤ Database Manager—Open Database Manager to create a new Relay Database (RDB) file, copy settings within the active Relay Database (RDB) file, add descriptions to settings within the database, and copy and move settings between different databases. ➤ Exit—Quit the QuickSet software.

Table 2.3 QuickSet Submenu Options (Sheet 2 of 2)

Edit	➤ Copy—Copy settings from one Settings Group to another. ➤ Search—Search for a text string within the settings instance. ➤ Compare—Compare the settings instance that is open in the QuickSet window to another settings instance in the Relay Database file. ➤ Merge—Merge the settings instance that is open in the QuickSet window with another settings instance in the Relay Database file. ➤ Part Number—Change the current part number for the settings instance that is open in the QuickSet window.
Communications	➤ Connect—Request QuickSet to attempt to connect to a device by using the current Connection Parameters. ➤ Parameters—Modify the Communications Parameters, including connection type (Serial, Network, or Modem), PC port numbers, speed, and settings, device passwords, IP addresses, ports, and file transfer options, and modem phone numbers and speeds. ➤ Network Address Book—Select from a list of Ethernet-connected devices. Add or modify devices by specifying the Connection Name, IP Address, Telnet Port Number, User ID, and Password. ➤ Terminal—Open terminal window to issue ASCII commands directly to a connected relay. ➤ Logging—Initiate terminal logging to record terminal communications. View and clear the connection log.
Tools	➤ Settings—Convert settings between settings versions. Import and export settings from and to text files. ➤ HMI—Open HMI for connected device and manage custom HMI Device Overviews. ➤ Events—Collect event and view reports from connected devices. ➤ Options—Control QuickSet options, including Setting Comments, Event Viewer, and Terminal Options. ➤ Firmware Loader—Upgrade relay firmware.
Help	➤ Access program and settings help.

Create and Manage Relay Settings

QuickSet enables you to create settings for one or more relays. You can store existing relay settings downloaded from relays with QuickSet, creating a library of relay settings (see *Database Manager on page 2.16*). You can then modify and upload these settings from your settings library to a relay. QuickSet makes setting the relay easy and efficient.

Relay Part Number

The relay part number determines the settings that QuickSet displays and the functions that the software controls. When configuring QuickSet to control a particular relay, you should confirm that the QuickSet part number matches the relay part number so that you can access all of the settings you need for your relay.

Configuring the Relay Part Number

Step 1. Select the QuickSet **Edit** menu.

Step 2. Click **Part Number** in the drop-down list box, as shown in *Figure 2.25*.




Figure 2.25 Retrieving the Device Part Number

You will see the **Device Part Number** dialog box, similar to the one shown in *Figure 2.26* for the SEL-487B.

Step 3. Use the arrows inside the text boxes to match corresponding portions of the **Device Part Number** dialog box to your relay. Alternatively, click **Edit** in the lower left corner of the **Device Part Number** screen and paste in the desired part number.




Figure 2.26 Setting the Relay Part Number in QuickSet

Remote Data Acquisition Settings

NOTE: The relay must be configured using the **CFG CTNOM *n*** command before the settings are transferred to the relay to avoid erasing the transferred settings. The commands used to set the nominal current in the relay will default all settings after the commands are issued. Changing the SECINC, CURSTU, or CURWXY settings in QuickSet will not change the rest of the settings in QuickSet back to default but will provide an error if any of the current settings are now out of range. In addition, when the relay is connected to QuickSet, the software reads the configuration of the relay and appropriately updates this setting automatically; however, this setting must work offline and develop settings when not connected to the relay.

In relays that support remote data acquisition, such as Time-Domain Link (TiDL), there are configurable settings that are specific to those applications. These settings are needed to help configure QuickSet and control attributes such as setting ranges, defaults, and functionality. These settings are not part of the actual relay firmware, and therefore are not sent to the relay at the time the settings transfer. SECINC is one of these configurable settings. SECINC determines the nominal current input for the remotely connected SEL-2240 Axion units used in TiDL applications for remote data acquisition. In the relay, the user issues an ASCII command, **CFG CTNOM *n***, to set the relay firmware to the correct nominal current being received from the remote TiDL Axion units. Once the command has been used to set the nominal current value from the remote data acquisition units, use QuickSet to set SECINC (see *Figure 2.27*) to that same nominal value to adjust all QuickSet setting ranges to the appropriate scales.




Figure 2.27 SECINC Setting

Some relays, such as the SEL-487E, have multiple setting combinations. The QuickSet settings for the SEL-487E, CURSTU and CURWXY, are shown in *Figure 2.28*. and are used instead of SECINC. For more information on the settings options, review the **CFG CTNOM** command operation in *Section 2: Installation* of the product-specific instruction manual.




Figure 2.28 SEL-487E Nominal Current Selection

If at the time the relay settings are transferred, the QuickSet settings SECINC, CURSTU, or CURWXY do not match the nominal current set in the relay by the **CFG CTNOM** command, the settings transfer is rejected and an error message is displayed.

For relays that do not support remote data acquisition, the SECINC setting is grayed out in QuickSet (see *Figure 2.29*). Settings CURSTU and CURWXY are also grayed out in the SEL-487E.




Figure 2.29 SECINC Disabled

Settings Overview

QuickSet arranges relay settings in easy-to-understand categories (for an explanation of settings organization, see *Making Simple Settings Changes on page 3.15*). These categories of collected settings help you quickly set the relay. *Figure 2.30* is an example of relay settings categories in the **Settings Editor** tree view.

QuickSet shows all of the settings categories in the settings tree view. When you enable and disable settings categories, the tree view remains constant, but when you click on the tree view to access the settings in a disabled category, the disabled settings are dimmed. For example try the following steps:

Step 1. Select **Global > Station DC Monitoring** and observe that the settings are dim.

Step 2. To enable the Station DC Monitor settings, select the **Global > General Global Settings/Enables** branch of the settings tree view.

Step 3. Change the **EDCMON Station DC Battery Monitor** setting to **Y**.

Step 4. *Figure 2.30* through *Figure 2.32* illustrates this feature of QuickSet.




Figure 2.30 Station DC Settings




Figure 2.31 Enable EDCMON in Global Settings




Figure 2.32 DC Monitor Settings Enabled

Settings Editor

Use the **Settings Editor** to enter relay settings. *Figure 2.33* illustrates the important features of the editor. These features include the QuickSet settings driver version number (the first three digits of the Z-number) in the lower left corner of the **Settings Editor**.




Figure 2.33 QuickSet Settings Editor

Entering Settings

Step 1. Click the arrows to expand the **Settings Tree View** (see *Figure 2.33*).

Step 2. Click the circle buttons to select the settings class, instance, and category that you want to change.

Step 3. Use the **<Tab>** key to move to the setting text book and from setting to setting when entering and editing.

Step 4. The right-click mouse button allows access to two special functions when you are editing settings: **Previous Value** and **Default Value**. It also allows the user to **Add a Comment** to the selected setting or **Search for Selected Text**.

Step 5. Use the following methods to edit the settings from QuickSet.

- ➢ Restore previous values. Right-click the mouse over the setting and select **Previous Value**.
- ➢ Restore default values. Right-click in the setting dialog box and select **Default Value**.

  If you enter a setting that is out of range or has an error, an error message appears at the bottom of the **Settings Editor** window. To correct the error, proceed to *Step 6*.

Step 6. Correct settings errors.

a. Double-click on the error listing in the **Settings Editor** window.

b. Enter a valid input for the setting where the error appears.

Ellipsis Button

QuickSet includes a feature called an **ellipsis button** (see *Figure 2.34*).



Figure 2.34 Ellipsis Button

The ellipsis button is a square button with three dots, as shown in *Figure 2.35*. Use the ellipsis button to build expressions or assist with entering settings in the relay. Whether the ellipsis button is an expression builder or a setting assistant depends on the selected relay function and is preprogrammed in the relay. For example, *Figure 2.35* shows the **ellipsis button** as a setting assistant, entering settings for the SER.

Step 1. Enter the SER settings by clicking on the **Report > SER Settings** in the **Tree View**.

Step 2. Click on the **SITM1 SER Points and Alias, Point 1** ellipsis button, which makes the **R1-SITM1** window available.

Step 3. Click on the Relay Word bit ellipsis button in the **R1-SITM1** window.

The software displays a list of Relay Word bits available in the relay that you can select to enter in the SER report.




Figure 2.35 Location of Ellipsis Button

Expression Builder

The ellipsis button also allows access to an expression builder. SELOGIC control equations are a powerful means for customizing relay performance. Creating these equations can be difficult because of the large number of relay elements (Relay Word bits) and analog quantities in the relay. QuickSet simplifies this process with the expression builder, a rules-based editor for programming SELOGIC control equations. The expression builder organizes relay elements, analog quantities, and SELOGIC control equation variables and focuses your equation decision making.

Expression Builder Organization

The **Expression Builder** dialog box is organized into two main parts representing the left side (LVALUE) and right side (RVALUE) of the SELOGIC control equation. (The LVALUE is fixed for all settings except Protection Free-Form SELOGIC and Automation Free-Form SELOGIC control equation settings—see *Fixed SELOGIC Control Equations on page 13.6*.) *Figure 2.36* shows the two sides of the **Expression Builder**, with the SELOGIC control equation that you are constructing at the top of the dialog box. Note the dark vertical line and the equals sign (**:=**) separating the equation's left and right sides.




Figure 2.36 QuickSet Expression Builder

Using the Expression Builder

Step 1. For Protection Free-Form SELOGIC and Automation Free-Form SELOGIC control equations, select the type of result (LVALUE) for the SELOGIC control equation to use the **Expression Builder**.

QuickSet shows Relay Word bits available for use in compiling expressions. The program shows the relay elements for each type of SELOGIC control equation (e.g., Boolean Variables, Math Variables).

On the right side of the equation (RVALUE), you can select broad categories of relay elements, analog quantities, counters, timers, latches, Boolean variables, and math variables.

Step 2. Select a category in the RVALUE tree view.

The Expression Builder displays all elements for that category in the list box at the bottom right side. Directly underneath the right side of the equation, you can choose operations to include in the RVALUE. These operations include basic logic functions, rising and falling-edge triggers, expression compares, and math functions. For more information on programming SELOGIC control equations, see *Section 13: SELOGIC Control Equation Programming*.

QuickSet HMI

Use the QuickSet HMI feature to view real-time relay information in a graphical format. Use the virtual relay front panel to read metering and targets (see *Figure 2.37*) for a representative example.




Figure 2.37 Virtual Relay Front Panel

Open the QuickSet HMI

Select **Tools > HMI > HMI** in the QuickSet menu bar. QuickSet opens the HMI window and downloads the interface data. The HMI can also be accessed by using the HMI icon.

QuickSet HMI Features

Table 2.4 lists typical functions in the HMI tree view and a brief explanation of each function. The specific options available for any specific relay depend on the features available in that relay.

Table 2.4 QuickSet HMI Tree View Functions (Sheet 1 of 2)

Function	Description
Device Overview	View general metering, selected targets, control input, control outputs, and the virtual front panel
Contact I/O	View status of contact inputs and contact outputs

Table 2.4 QuickSet HMI Tree View Functions (Sheet 2 of 2)

Function	Description
Phasors	A graphical and textual representation of phase and sequence voltages and currents.
Time and Communications	View for Time Quality, MIRRORED BITS Channel A or B, real-time control (RTC) Channel. Precision Time Protocol (PTP), or Sampled Values status.
Fundamental Metering	A table of instantaneous voltages, currents, powers, and frequency.
Zone Metering	View active Zone meter reports.
Differential Metering	View differential currents of all active zones.
Unbalance Metering	View the differential and unbalanced metering data.
Synchrophasor	A table of synchrophasor data.
Demand/Peak	A table showing demand and peak demand values. This display also allows demand and peak demand values to be reset.
Min/Max	A table showing maximum/minimum metering quantities. This display also allows maximum/minimum metering quantities to be reset.
Energy	A table showing energy import/export. This display also allows energy values to be reset.
Temperature	View the temperature measurements received from the SEL-2600A.
Protection Math Variables	View the protection math variable values.
Automation Math Variables	View the automation math variable values.
MIRRORED BITS Communications	View the MIRRORED BITS communications analog quantities.
Through Faults	View the through-fault data.
Thermal Monitoring	View the most recent saved thermal report of the transformer(s) monitored by the device.
Breaker *n* Monitoring (*n* can be S,T,U,W, or X)	View a comprehensive circuit breaker report that includes interrupted currents, number of operations, and mechanical and electrical operating times.
Analog Signal Profile	View the Signal Profile data for as many as 20 user-selectable analog values.
VSSI Report	View the voltage sag, swell, and interruption report.
Targets	View Relay Word bits in a row/column format.
Status	A list of relay status conditions.
LDP	View load profile data.
SER	Sequential Events Recorder (SER) data listed oldest to newest, top to bottom. Set the range of SER records with the dialog boxes at the bottom of the display.
SSI	View voltage Sag, Swell, and Interruption data.
Breaker Monitor Data	A table showing the latest circuit breaker monitor data.
Control Window	Metering and records reset buttons, trip and close control, output pulsing, target reset, time and date set, group switch, and remote bit control.

The flashing LED representation in the lower left of the QuickSet window indicates an active data update via the communications channel (see *Figure 2.37*). Click the button marked **Disable Update** to suspend HMI use of the communications channel.

HMI Device Overview

Select the **Device Overview** branch to display an overview of the relay operation. This view includes a summary of information from many of the other HMI branches, including fundamental metering, contact input/output status, and front-panel LED status.

The **Device Overview** colors and text can be customized. White LED symbols indicate a deasserted condition and LED symbols with any other color indicate an asserted condition. Click an LED symbol to change its assert color.

HMI Control Window

Select the **Control Window** branch to reset metering values, clear event records, trip and close reclosers/breakers, pulse output contacts, and set and clear remote bits (see *Figure 2.38*) for a representative example.




Figure 2.38 Control Window

Other HMI Branches

The remaining HMI branches display metering, targets, status, reporting, and monitoring information.

HMI Configurations

Customized **Device Overviews** can be saved as HMI Configurations. To save the current configuration, select **Tools > HMI > Save Configuration** to save the configuration under the current name, or **Tools > HMI > Save Configuration As** to specify a configuration name.

HMI configurations are identified by relay type and a configuration name. To use an existing configuration, select **Tools > HMI > Select Configuration**. To view available configurations, select **Tools > HMI > Manage Configurations**. To make an existing configuration the default configuration for a given relay type, select the configuration in the **Manage Configurations** window, select **Edit**, and select the **Default** check box.

Analyze Events

QuickSet has integrated analysis tools that help you retrieve information about protection system operations quickly and easily. Use the protection system event information that relays store to evaluate the performance of a protection system.

Event Waveforms

Relays record power system events for all trip situations and for other operating conditions programmed with SELOGIC control equations.

The relays provide two types of event data captures:

- Event report oscillography that uses filtered sample-per-cycle data
- Unfiltered (raw) data

Use QuickSet to view event report oscillograms, phasor diagrams, harmonic analysis, and settings.

Read History

You can retrieve event files stored in the relay and transfer these files to a computer. To download event files from the relay, open the QuickSet **Tools > Events** menu on the QuickSet toolbar and click **Get Event Files**. The **Event History** dialog box will appear (similar to *Figure 2.39*).




Figure 2.39 Retrieving an Event History

Get Event

Highlight the event you want to view and click the **Get Selected Event** button. The **Event Options** dialog box allows selection of Event Type and Event Length. When downloading is complete, QuickSet asks for a location to save the file on your computer. Select **Tools > Events> View Event Files** and select an event file to view events saved on your computer. QuickSet displays the **Event Waveform** dialog box and the event oscillogram (see *Figure 2.40* and *Figure 2.41*).

When viewing the event oscillogram, use keyboard function keys to measure the time of oscillogram occurrences. These function keys and related functions help in event analysis.

- **<F2>**: go to trigger
- **<F3>**: Cursor 1
- **<F4>**: Cursor 2

The display shows the time difference between Cursor 1 and Cursor 2.

To see high-accuracy time-stamp information on the event oscillogram, click the **Pref** button at the bottom of the oscillogram, select **Time** (under **Time Units**, **Starting/Ending Row**), and click **OK**. Click on any point in a graph to observe the **Event Time** in microseconds of that data point at the bottom of the oscillogram.




Figure 2.40 Event Waveform Window




Figure 2.41 Sample Event Oscillogram

Other event displays are available through the **Event Waveform** dialog box. Select the **View** menu and click **Phasors**, as shown in *Figure 2.42*, to view a sample-by-sample phasor display. The phasor display should be similar to *Figure 2.43*.




Figure 2.42 Retrieving Event Report Waveforms




Figure 2.43 Sample Phasors Event Waveform Screen

QuickSet also presents a harmonic analysis of power system data for raw data event captures. From the **View** menu, click **Harmonic Analysis**. The window will be similar to *Figure 2.44*. On the left side of the **Harmonic Analysis** screen, choose the relay voltage and current channels to monitor for harmonic content. Click the arrows of the **Data Scroll** box or the **# Cycles** box to change the data analysis range.




Figure 2.44 Sample Harmonic Analysis Event Waveform Screen

Click **Summary Data** on the **View** menu to see event summary information and to confirm that you are viewing the correct event. *Figure 2.45* shows a sample QuickSet **Event Report Summary** screen.




Figure 2.45 Sample Event Report Summary Screen

Click **Relay Settings** on the **View** menu to view the relay settings that were active at the time of the event. *Figure 2.46* shows a sample CEV-type event **Settings** screen.




Figure 2.46 Sample Event Waveform Settings Screen

Aligning Events

There are times when it is desirable to look at data from multiple device event reports simultaneously. This is especially valuable with the SEL-487B when a set of three relays are acting as single-phase relays on a single system. Once you have the event reports retrieved and saved, you can view them together by using the following procedure.

Step 1. In ACSELERATOR Analytic Assistant SEL-5601 Software, select **File > Combine Time-Synchronized Events** files to combine the three event reports into one event, as shown in *Figure 2.47*.




Figure 2.47 Combine Time-Synchronized Events Submenu Screen

Three placeholders are available for as many as three events. Next to each placeholder is a color-coded horizontal line called an event time control line. These event time control lines also appear at the bottom of the screen where they show the relative overall time relationship between the events, the trigger time of each event, and the number of cycles of each event. The event time control lines are color-coded, with red (Event 1) on top, green (Event 2) in the center, and blue (Event 3) at the bottom. A flashing arrow points to a button for Event 1.

Step 2. Click the button for Event 1.

The software selects the directory where you last stored an event report.

Step 3. Click the event you want to analyze.

Step 4. Click the **Open** button, as shown in *Figure 2.48*.




Figure 2.48 Selection of the First Event Report

The software reads the selected event report and places the event report in the first placeholder, as shown in *Figure 2.49*.




Figure 2.49 First Event of the Analysis

Notice that the actual event control line of the first events now appears at the bottom of the screen and becomes the reference time position. All other events must overlap the reference time position by at least one data point. The software positions the subsequent events relative to the position of the first event.

If the subsequent event does not overlap the first event by at least one data point, the software does not allow the events to be combined.

Step 5. Click on the button for Event 2 and repeat the steps described for selecting Event 1.

Step 6. Repeat the steps for Event 3. *Figure 2.50* shows the screen after reading all three events.




Figure 2.50 Screen After Reading All Three Events

The information displayed at the bottom of the screen shows that we have opened three events, but have not yet selected any analog channels or digital Relay Word bits from these events.

Step 7. Click on the **Select Channels** tab to select analog channels and digital Relay Word bits. *Figure 2.51* shows the screen for selecting the channels.




Figure 2.51 Screen for Selecting Analog Channels and Digital Relay Word Bits

The three events appear in the window labeled **Event Analogs**.

Step 8. Click the **+** of Event 1 to see a list of the analog channels in the event report.

Step 9. Click **1_FDR_1(A)**, the first analog channel in the list.

Step 10. A trace of channel **1_ FDR _1** appears on the right hand window next to the **Combined Analogs** list.

Step 11. Right-click on channel **1_ FDR _1**.

Step 12. Hold the mouse button down.

Step 13. Drag the cursor to the **Combined Analogs** window.

Alternatively, press the **<A>** key to add the selected channel to the list.

Step 14. Release the mouse button to complete the transfer of channel 1_ FDR _1 from the **Event Analogs** window to the **Combine Analogs** window.

Alternatively, select the channels to be removed and press the **<Delete>** key.

Drag and drop is similarly supported for digital channels.

Step 15. Select a channel.

Step 16. Drop the selection into the **Event Analogs** or **Event Digitals** window to remove channels from the **Combined Analogs** or **Combined Digitals** windows.

Figure 2.52 shows the screen with **Analog Channel** 1_ FDR _1 from Event Report 1, **2_ FDR _1** from Event Report 2, and **3_ FDR _1** from Event Report 3 selected for analysis and appearing in the **Combined Analogs** window.




Figure 2.52 Selection of Analog Channels and Digital Relay Word Bits

Figure 2.52 also shows the differential element from each event report: **Relay Word bit 1_Z1_TRIP** from Event Report 1, **Relay Word bit**, **2_ Z1_TRIP** from Event Report 2, and **Relay Word bit**, **3_ Z1_TRIP** from Event Report 3.

Step 17. Click on the **Combine** button to create a single, combined report comprising the selected analog and digital selections from three individual event reports.

Step 18. On the graph preference form, select the values of interest from the **Analogs** window.

Step 19. Drop these selections in any one of the six available **Axis** windows.

You can select as many as 12 analog channels.

Figure 2.53 shows an example after selecting all three analog channels on Axis 1 for analysis.




Figure 2.53 Data From Three Separate Event Reports Combined in a Single Report

Step 20. Click **OK** to view the report.

The software displays the three traces on the same graph, as shown in *Figure 2.54*.




Figure 2.54 Traces of the Three Analog Channels

QuickSet Help

Various forms of QuickSet help are available as shown in *Table 2.5*. Press **<F1>** to open a context-sensitive help file with the appropriate topic as the default. Other ways to access help are shown in *Table 2.5*.

Table 2.5 Accessing QuickSet Help

Help	Description
General QuickSet	Select **Help > Contents** from the main menu bar.
HMI Application	Select **Help > HMI Help** from the main menu bar.
Relay Settings	Select **Help > Settings Help** from the from the main menu bar.
Database Manager	Select **Help** from the bottom of the **Database Manager** window.
Communications Parameters	Select **Help** from the bottom of the **Communications Parameters** window.

SECTION 3

Basic Relay Operations

SEL-400 series relays are powerful tools for power system protection and control. Understanding basic relay operation principles and methods will help you use the relay effectively. This section presents the fundamental knowledge you need to operate the relay, organized by task. These tasks help you become familiar with the relay and include the following:

- *Inspecting a New Relay on page 3.1*
- *Establishing Communication on page 3.3*
- *Access Levels and Passwords on page 3.7*
- *Checking Relay Status on page 3.11*
- *Making Simple Settings Changes on page 3.15*
- *Examining Metering Quantities on page 3.35*
- *Examining Relay Elements on page 3.43*
- *Reading Oscillograms, Event Reports, and SER on page 3.48*
- *Operating the Relay Inputs and Outputs on page 3.62*
- *Configuring Timekeeping on page 3.76*
- *Readying the Relay for Field Application on page 3.78*

Perform these tasks to gain a good understanding of relay operation, be able to confirm that the relay is properly connected, and be more effective when using the relay. To work through the examples in this section, you need to install the relay either in a final installation or in a laboratory configuration. See *Section 2: Installation* in the product-specific instruction manual for more information.

Inspecting a New Relay

NOTE: Do not connect power to the relay until you have completed your inspection of the relay. See the product-specific Installation section for details on applying power. Failure to follow these instructions can lead to equipment damage.

The following items are included in your shipment from SEL:

- Relay
- DVD containing the electronic version of the entire Relay Manual and the Customer Label Templates
- DVD containing the ACSELERATOR QuickSet SEL-5030 Software program
- Configurable Front-Panel Label Kit
- SEL Contact Card

If any item is missing or damaged, please contact your distributor or SEL immediately.

Initial Inspection

Perform the following initial inspection when the relay arrives:

Step 1. Remove the protective wrapping from the relay.

Step 2. Observe the outside of the front cover and the rear panel.

Step 3. Check that no significant scratches or dents are evident on any outer surface.

Step 4. Confirm that all terminal strips on the rear panel are secure.

Perform the following steps and use care when cleaning the relay:

Step 1. Use a mild soap or detergent solution and a damp cloth to clean the relay chassis.

Be careful cleaning the front and rear panels because a permanent plastic sheet covers each panel; do not use abrasive materials, polishing compounds, or harsh chemical solvents (such as xylene or acetone) on any relay surface.

Step 2. Allow the relay to air dry, or wipe dry with a soft dry cloth.

Verify Relay Configuration

When you first inspect the relay, confirm that the relay power supply voltage and nominal ac signal magnitudes are appropriate for your application. Examine the serial number label on the relay rear panel. *Figure 3.1* shows a sample rear-panel serial number label.




Figure 3.1 Sample Relay Serial Number Label

NOTE: Do not use this page for ordering a relay. For ordering information, refer to the relay Model Option Table available at selinc.com, or contact your SEL Sales Representatives.

Figure 3.1 shows a serial number label for an SEL-451 with additional I/O in a 4U horizontal chassis. This example serial number label is for a 5 A-per-phase secondary CT input relay. For information on CT and PT inputs, Do not use this page for ordering a relay. For ordering information, refer to the SEL-451 Model Option Table available at selinc.com/products/, or contact your SEL Sales Representatives.

The power supply specification in Figure 4.1 indicates that this relay is equipped with a power supply that accepts a nominal 48–125 Vdc input. This power supply also accepts a 110–120 Vac input. Refer to the serial number label affixed to the back of your relay to determine the power supply voltage you should apply to the relay power supply input terminals. As this label indicates, the voltage source should be capable of providing at least 35 W for dc inputs and 90 VA for ac inputs. See *Section 1: Introduction and Specifications* in the product-specific instruction manual for more information on power supply specifications.

The serial number label does not list power system phase rotation and frequency ratings, because you can use relay settings to configure these parameters. The factory defaults are ABC phase rotation and 60 Hz nominal frequency. See *Making Settings Changes in Initial Global Settings on page 3.20* for details on setting these parameters.

Input Ratings

The serial number label in *Figure 3.1* only lists control input voltages for I/O Interface Boards that have optoisolated inputs, which is determined at ordering time. The other types of control inputs (direct-coupled) have settable pickup voltages, and do not appear on the serial number label. See *Control Input Assignment on page 3.70* for more information.

Establishing Communication

Once you have applied the correct power input successfully, you are ready to operate the relay. Use the relay front panel and the communications ports to communicate with the relay.

Front-panel control of relay functions involves use of a menu system that you access through the LCD and the six navigational pushbuttons shown in *Figure 3.2*. For complete instructions on using the front-panel menu system, see *Front-Panel Menus and Screens on page 4.14*.




Figure 3.2 PORT F, LCD Display, and Navigation Pushbuttons

Fast and efficient communication with the relay is available through communications ports such as **PORT F**, also shown in *Figure 3.2*. A design philosophy for all SEL relays is that an ASCII or open terminal is all that you need to communicate with the relay. Many off-the-shelf computer programs provide terminal emulation. These programs are inexpensive and widely available.

Use the cable connections appropriate for your terminal configuration. See *Section 15: Communications Interfaces* for more information on communications ports.

All ASCII commands you send to the relay must terminate with a carriage return or carriage return/line feed; the terminal emulation program appends the necessary carriage return when you press **<Enter>**.

You can truncate commands to the first three characters: EVENT 1 becomes EVE 1. Use upper- and lowercase characters without distinction, except in passwords, which are case-sensitive. For a list of ASCII commands see *Section 14: ASCII Command Reference*.

Help

When you are using a terminal, you can access built-in relay help for each ASCII command. Relay help is access-level sensitive; you see only the ASCII commands for the present access level when you type **HELP <Enter>**. For in-depth information on a particular ASCII command, enter the command name after typing **HELP**. For example, for help on the **EVENT** ASCII command, type **HELP EVE <Enter>**.

When you are using QuickSet, press **<F1>** to get help, or select the **Help** menu from the QuickSet toolbars. The help information in QuickSet gives detailed information and sample screens in a GUI format.

Making an EIA-232 Serial Port Connection

The following steps use any popular computer terminal emulation software and SEL serial cables to connect to the relay.

Use an SEL-C234A cable to connect a 9-pin computer serial port to the relay. Use an SEL-C227A cable to connect a 25-pin computer serial port to the relay. For computers with USB ports, use an SEL-C662 USB-to-serial cable to connect to the relay. See *Section 15: Communications Interfaces* for further information on serial communications connections. These and other cables are available from SEL. Contact the factory or your local distributor for more information.

Step 1. Use the serial cable to connect the computer to the relay via **PORT F** on the relay front panel.

Step 2. Apply power to both the computer and to the relay.

Step 3. Start the computer terminal emulation program.

Step 4. Set your computer terminal emulation program serial communications parameters.

The default relay communications port settings are listed in *Table 3.1*.

Also set the terminal program to emulate either VT100 or VT52 terminals. These terminal emulations work best with SEL relays.

Table 3.1 General Serial Port Settings

Name	Description	Default
PROTO	Protocol (SEL, DNP, MBA, MBB, RTD, PMU)	SEL
SPEED	Data speed (300 to 57600, SYNC)	9600
DATABIT	Data bits (7, 8 bits)	8
PARITY	Parity (Odd, Even, None)	N
STOPBIT	Stop bits (1, 2 bits)	1
RTSCTS	Enable Hardware Handshaking (Y, N)	N

Step 5. To check the communications link, press **<Enter>** to confirm that you can communicate with the relay.

You will see the Access Level 0 = prompt at the left side of your computer screen (column 1).

If you do not see the prompt, check the cable connections and confirm the settings in your terminal emulation program match the default communications parameters shown in *Table 3.1*.

Step 6. Type **QUIT <Enter>** to view the relay report header.

You will see a computer screen display similar to that shown in *Figure 3.3*. (Text that you type is emphasized in bold letters.)

If you see jumbled characters, change the terminal emulation type in the computer terminal program.

```
=QUIT <Enter>

Relay 1                                  Date: 04/16/2004  Time: 00:01:05.209
Station A                                Serial Number: 2001001234

=
```

Figure 3.3 Report Header

When you communicate with the relay at the Access Level 0 = prompt, you are in security Access Level 0. You cannot view or control relay functions at this level.

Higher access levels are password-protected and allow increased control over relay operation. For more information on access levels and password protection, see *Changing the Default Passwords in the Terminal on page 3.10*.

Making an Ethernet Telnet Connection

Factory-default settings for the Ethernet ports disable all Ethernet protocols, including PING. Enable the Telnet protocol with the SET P 5 command by using any of the serial ports. Command **SET P 5** accesses settings for all Ethernet ports on the relay.

Make the following settings by using the **SET P 5** command:

- EPORT = Y
- IPADDR = IP Address assigned by network administrator in classless inter-domain routing (CIDR) notation
- DEFRTR = Default router gateway IP Address assigned by network administrator
- NETMODE = SWITCHED
- ETELNET = Y

NOTE: Telnet works with other NETMODE settings also, but NETMODE = SWITCHED is easiest to begin communications.

Leave all other settings at their default values.

Connect an Ethernet cable between your PC or a network switch and any Ethernet port on the relay. Verify that the amber **Link** LED illuminates on the connected relay port. Many computers and most Ethernet switches support autocrossover, so nearly any Cat 5 Ethernet cable with RJ45 connectors, such as an SEL-C627 cable, will work. When the computer does not support autocrossover, use a crossover cable, such as an SEL-C628 cable. For fiber-optic Ethernet ports, use an SEL-C808 cable (62.5/125 µm multimode fiber-optic cable). If your relay is equipped with dual Ethernet ports, connect to either port. Use a Telnet client or QuickSet on the host PC to communicate with the relay. During Ethernet transmit or receive activity, the green Activity LED blinks on the relay Ethernet port. To terminate a Telnet session, use the command **EXI <Enter>** from any access level.

Making an Ethernet Web Server (HTTP) Connection

When Port 5 setting EHTTP = Y, the relay serves read-only webpages displaying certain settings, metering, and status reports. The relay-embedded HTTP server has been optimized and tested to work with the most popular web browsers, but should work with any standard web browser. As many as four users can access the embedded HTTP server simultaneously.

To begin using the embedded read-only HTTP server, launch your web browser, and browse to http://IPADDR, where IPADDR is the Port 5 setting IPADDR (e.g., http://192.168.1.2). The relay responds with a login screen as shown in *Figure 3.4*.




Figure 3.4 HTTP Server Login Screen

Choose **ACC** for the username, type in the relay Access Level 1 password, and click **Submit**. The only username allowed is ACC. The relay responds with the homepage shown in *Figure 3.5*. While you remain logged in to the relay, the web-page displays the approximate time as determined by the relay time-of-day clock, and increments the displayed time once per second based on the clock contained in your PC.

Once the user is logged in, the HTTP server displays the Meter webpage. This page will refresh within five seconds and includes all metering options available and enabled on the relay.




Figure 3.5 Example HTTP Server Meter Page

Click on any menu selection in the left pane to navigate through the available webpages.

Access Levels and Passwords

NOTE: Perform the password change steps described in *Changing the Default Passwords in the Terminal on page 3.10*.

It is extremely important that you change the factory-default passwords programmed in the relay. Setting unique passwords for the relay access levels increases the security of your substation and the power system.

This section begins with information on the access level/password system in SEL-400 series relays and includes an example of changing the default passwords.

Access Levels

Access levels control whether you can perform different operations within the relay. These security levels are labeled 0, 1, B, P, A, O, 2, and C. *Figure 3.6* presents an overview of the general access level structure in the relay.




Figure 3.6 Access Level Structure

Access Level 0 is the least secure and most limited access level, and Access Level 2 is the most secure level at which you have total relay functionality (Level C is reserved for SEL factory operations. Only go to level C to change the level C password or under the direction of an SEL employee). For example, from Access Level 1, you can view settings, but you cannot change settings unless you are at a higher access level.

Table 3.2 lists access levels and operator functions for the relay.

Table 3.2 SEL-400 Series Relays Access Levels

Access Level	Prompt	Allowed Operations
0	=	Log in to Access Level 1.
1	=>	View data and status information.
B	==>	Access Level 1 functions plus breaker control and data.
P	P=>	Access Level B functions plus protection settings.
A	A=>	Access Level B functions plus automation settings.
O	O=>	Access Level B functions plus output settings.
2	=>>	Perform all relay access level functions.
C	==>>	SEL factory-specific functions. For a list of commands available, contact SEL.

The relay performs command interpretation and execution according to your validated access level. Each access level has a password that the relay must verify before you can control the relay at that level. *Table 3.3* lists the access level commands with corresponding passwords.

Table 3.3 Access Level Commands and Passwords

Access Level	Command	Factory-Default Password
0	QUIT	(None)
1	ACCESS	OTTER
B	BACCESS	EDITH
P	PACCESS	AMPERE
A	AACCESS	VOLTA
O	OACCESS	WATT
2	2ACCESS	TAIL
C	CAL	Sel-1

Communications Ports Access Levels

⚠WARNING
This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.

Entrance to the higher security levels is sequential. You must first enter a correct password to move from Access Level 0 to Access Level 1.

To enter Access Levels B, P, A, O, and 2, you must enter a correct password from Access Level 1. For example, to go to the O (Output) Access Level from Access Level 1, type **OAC <Enter>**. At the `Password: ?` prompt, type your Access Level O password.

To enter Access Level C, you must enter a correct password from Access Level 2.

Use the relay **QUIT** command from any access level to return the relay to Access Level 0. To reestablish control at a previous access level from Access Level 1, you must use the access level commands and passwords to log in to that previous access level.

When a connection with the relay times out, the relay reduces the access level to Access Level 0 for that communications port connection.

The MAXACC port setting can be used to limit the maximum access level permitted on a port. This can be useful to restrict what remote users can do.

Front-Panel Access Levels

The lowest access level for the front panel is Access Level 1. To enter Access Levels B, P, A, O, and 2, you must enter a correct password from Access Level 1.

The front-panel LCD displays a password prompt when you attempt to control the relay at any access level higher than Access Level 1. (For more information on entering passwords from the front panel, see *PASSWORD on page 14.50*.)

The front-panel `MAIN MENU` item `RESET ACCESS LEVEL` returns the relay to Access Level 1. In addition, when the front-panel inactivity timer times out (indicated by the `ROTATING DISPLAY` on the front-panel LCD), the relay returns the front-panel access level to Access Level 1.

ACCESS Command

NOTE: You can shorten relay commands to the first three letters of the full command. *Section 14: ASCII Command Reference* for more information.

Enter the **ACCESS (ACC)** command to change to Access Level 1. Passwords are case-sensitive; you must enter a password exactly as set.

If you enter the password correctly, the relay moves to Access Level 1 and the Access Level 1 => prompt appears. If you are at a higher access level (B, P, A, O, and 2), you can reduce the access level to Access Level 1 by entering the **ACC** command. The relay performs no password validation to reduce the present access level.

Higher Access Level Commands

Enter the commands in *Table 3.3* to enter access levels above Access Level 1. For example, enter the **2ACCESS (2AC)** command to change to Access Level 2.

If you are presently at Access Level 1, B, P, A, or O, typing **2AC <Enter>** causes the relay to prompt you to type the Access Level 2 password. If the present level is Access Level 0, the relay responds with `Invalid Access Level`. The relay pulses alarm Relay Word bit SALARM when entering Access Levels B, P, A, O, and 2 from a lower access level.

If an incorrect password is entered three times, the relay asserts the BADPASS and SALARM Relay Word bits for one second and displays on a communications terminal screen the following error message:

```
WARNING: ACCESS BY UNAUTHORIZED PERSONS STRICTLY PROHIBITED
```

In addition, you cannot make further access level entry attempts for 30 seconds. The relay terminates the communications connection after the third failed attempt when you use Ethernet via an Ethernet card, DNP3 (Distributed Network Protocol version 3.0), or MIRRORED BITS communications virtual terminal mode. For more information on these protocols, see *Section 15: Communications Interfaces* and *Section 16: DNP3 Communication*.

If your connection to the relay has an inactivity time-out (in the **SET P** port settings), the relay automatically closes the communications connection and changes to Access Level 0 when the time-out occurs.

Passwords

Valid passwords are character sequences of as many as 12 characters. Valid password characters are any printable ASCII character. HMI password entry is limited to upper- and lowercase letters, numbers, underscore, and period, so you must limit your password to these characters if you need to do privileged operations from the front panel. Passwords are case-sensitive.

⚠WARNING
This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.

It is important that you change all of the passwords from their default values. This will protect you from unauthorized access.

Use strong passwords. Strong passwords contain a mix of the valid password characters in a combination that does not spell common words in any portion of the password.

Changing the Default Passwords in the Terminal

Step 1. Confirm that the relay is operating (see *Establishing Communication on page 3.3*).

Step 2. Establish communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4* to learn how to use a terminal to communicate with the relay).

Step 3. Enter Access Level C (Access Level 2 is sufficient except when changing the Access Level C password).

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password **OTTER** and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

NOTE: Passwords are case-sensitive; you must enter passwords exactly as set.

d. At the password prompt, type **TAIL <Enter>**.

e. You will see the Access Level 2 =>> prompt.

f. Type **CAL <Enter>**.

g. At the password prompt, type **Sel-1 <Enter>**.

You will see the Access Level C ==>> prompt.

Step 4. To set a new password for Access Level 2, type the following:

PAS 2 <Enter>.

Step 5. Before you can change to a new password, the relay prompts you to first confirm the existing password. Enter the existing password and press **<Enter>**.

```
Old Password:  ?**** <Enter>
```

Step 6. The relay prompts you for the new password, and a confirmation of the new password, as follows:

```
New Password:  ?**** <Enter>
Confirm New Password:  ?**** <Enter>
Password Changed
CAUTION: This password can be strengthened. Strong Pass-
words do not include a name, date, acronym or word. They
consist of the maximum allowable characters, with at least
one special character, number, lower-case letter, and
upper-case letter. A change in password is recommended.
```

Notice that the new password is not displayed. After the confirmation, the new password is in effect. The relay will issue a weak password warning if the new password does not include at least one special character, number, lowercase letter, and uppercase letter.

Step 7. Set new passwords for each access level.

In a similar manner as the previous step, create new strong passwords for each access level.

Step 8. Commit these passwords to memory, permanently record your new passwords, and store this permanent record in a secure location.

To eliminate password verification for an access level, enter **DISABLE** in place of the new password. This action will disable the password of that level; therefore, the relay does not check for a password upon entering that access level.

If you forget a password or encounter difficulty changing the default passwords, you can temporarily disable password verification. See *Section 2: Installation* in the product-specific instruction manual for information on the password disable jumper.

Checking Relay Status

With continual self-testing, the relay monitors the internal operation of all circuits to verify optimal performance of relay functions. If an internal circuit, protection algorithm, or automation algorithm enters an out-of-tolerance operating range, the relay reports a status warning. In the unlikely event that an internal failure occurs, the relay reports a status failure. For more information on relay status, see *Relay Self-Tests on page 10.24*.

You can check relay status through a communications port by using a terminal, terminal emulation computer program, or QuickSet. In addition, you can use the relay front panel to view status information.

Checking Relay Status by Using the Terminal

The procedure in the following steps assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

Step 1. Enter Access Level 1.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 2. Type **STA <Enter>**. The relay returns a status terminal screen similar to that in *Figure 3.7*.

```
=>STA <Enter>
Relay 1                                          Date: mm/dd/yyyy
   Time:07:02:50.776
Station A                                        Serial Number: 000000000
FID=SEL-451-1-Rxxx-V0-Zxxxxxx-Dyyyymmdd            CID=0x9aed

Failures
  No Failures
Warnings
  No Warnings

SELogic Relay Programming Environment Errors
  No Errors
Relay Enabled
=>
```

Figure 3.7 Relay Status

Step 3. Type **STA A <Enter>** to view all relay status entries.

For more information on relay status report items, see *STATUS on page 14.58*.

Checking Relay Status in QuickSet

You can use QuickSet to check relay status. Use the **HMI > Meter Control** menu to view status conditions.

The procedure in the following steps assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Section 2: PC Software*).

Step 1. Configure the communications port.

a. Start QuickSet.

b. On the top toolbar, click **Communications > Parameters**.

You will see the **Communication Parameters** dialog box similar to that shown in *Figure 3.8*.

NOTE: The DTR parameter has no effect on communications with the relay.




Figure 3.8 QuickSet Communication Parameters and Password Entry

c. Select the **Data Speed**, **Data Bits**, **Stop Bits**, **Parity**, and **RTS/CTS** that match the relay settings.

   The defaults are 9600, 8, 1, None, and Off, respectively.

d. Click **OK** to update the QuickSet communications parameters and connect to the relay.

e. Confirm that the Communications Status bar at the bottom of the QuickSet window says `Connected`.

Step 2. Confirm that you have loaded the correct passwords in QuickSet.

a. Enter your Access Level 1 password in the Level One Password text box, and your Access Level 2 password in the Level Two Password text box.

b. Click **OK** to accept changes and close the dialog box.

Step 3. Click **Tools** in the top toolbar and select the **HMI** menu to start the QuickSet operator interface.

Step 4. Click the **Status** button of the HMI tree view (see *Figure 3.9*).

QuickSet displays the relay status with a display similar to that in *Figure 3.9*.




Figure 3.9 Retrieving Relay Status in QuickSet

Checking Relay Status From the Front Panel

Use the front-panel display and navigation pushbuttons to check relay status. See *Section 4: Front-Panel Operations* for information on using the relay front panel.

Step 1. Apply power to the relay, and note that the LCD shows a sequence of screens called the ROTATING DISPLAY.

(If you do not operate the front panel for a certain period, the relay will enter front-panel time-out mode and you will see the sequential screens of the ROTATING DISPLAY.)

Step 2. Press the **ENT** pushbutton to display the MAIN MENU as shown in *Figure 3.10*.




Figure 3.10 Checking Relay Status From the Front-Panel LCD

Step 3. View the relay status.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the RELAY STATUS action item (see *Figure 3.10*).

b. Press the **ENT** pushbutton.

You will see the RELAY STATUS screen (the second screen of *Figure 3.10*).

Step 4. Press the **ESC** pushbutton to return to the MAIN MENU.

Step 5. Press **ESC** pushbutton again to return to the ROTATING DISPLAY.

For more information on the front-panel screen presentations and the items in the RELAY STATUS screens, see *Relay Status on page 4.30*.

Making Simple Settings Changes

⚠WARNING
Isolate the relay trip circuits while changing settings. When changing settings for multiple classes, it is possible to be in an intermediate state that will cause an unexpected trip.

The relay settings structure makes setting the relay easy and efficient. Settings are grouped logically, and relay elements that are not used in your selected protection scheme are hidden. QuickSet uses a similar method to focus your attention on the active settings. Unused relay elements and inactive settings are dimmed (grayed) in the QuickSet menus. See *Section 2: PC Software* for more information on QuickSet.

Settings Structure

SEL-400 series relays use a settings structure that assigns each relay setting to a specific location based on the setting type. A top-down organization allocates relay settings into these layers:

- Class
- Instance
- Category
- Setting

Examine *Figure 3.11* to understand the settings structure in a typical relay. The top layer of the settings structure contains classes and instances. Class is the primary sort level; all classes have at least one instance, and some classes have multiple instances. Settings classes and related instances for the SEL-451, which are typical of SEL-400 series relays, are listed in *Table 3.4*. See *Section 8: Settings* of the product-specific instruction manual for details on the classes and instances for a given relay.




Figure 3.11 Example Relay Settings Structure Overview

Table 3.4 SEL-451 Settings Classes and Instances (Sheet 1 of 2)

Class	Description	Instance	Description	ASCII Command	Access Level
Global	Relay-wide applications settings	Global		SET G	P, A, O, 2
Group	Individual scheme settings	Group 1 • • • Group 6	Group 1 settings • • • Group 6 settings	SET 1, SET S 1 • • • SET 6, SET S 6	P, 2
Breaker Monitor	Circuit breaker monitoring settings	Breaker Monitor		SET M	P, 2
Port	Communications port settings	**PORT F** **PORT 1** • • • **PORT 3** **PORT 5**	Front-panel port **PORT 1** settings • • • **PORT 3** settings Communications card settings	SET P F SET P 1 • • • SET P 3 SET P 5	P, A, O, 2
Report	Report settings	Report		SET R	P, A, O, 2

Table 3.4 SEL-451 Settings Classes and Instances (Sheet 2 of 2)

Class	Description	Instance	Description	ASCII Command	Access Level
Front Panel	Front-panel HMI settings	Front Panel		SET F	P, A, O, 2
Protection SELOGIC control equations	Protection-related SELOGIC control equations	Group 1 • • • Group 6	Group 1 protection SELOGIC control equations • • • Group 6 protection SELOGIC control equations	SET L 1 • • • SET L 6	P, 2
Automation SELOGIC control equations	Automation-related SELOGIC control equations	Block 1 • • • Block 10	Block 1 automation SELOGIC control equations • • • Block 10 automation SELOGIC control equations	SET A 1 • • • SET A 10	A, 2
DNP3	Direct Network Protocol data remapping	Map 1 • • • Map 5		SET D 1 • • • SET D 5	P, A, O, 2
Output SELOGIC control equations	Relay control output settings and MIRRORED BITS communication transmit equations	Output		SET O	O, 2
Bay	Bay control settings	Bay		SET B	P, 2
Alias	Set aliases	Analog or digital quantities		SET T	P, A, O, 2
Notes	Freeform programming to leave notes in the relay	Notes	100 lines	SET N	P, A, O, 2

Note that some settings classes have only one instance and you do not specify the instance designator when accessing these classes. An example is the Global settings class. You can view or modify Global settings with a communications terminal by entering **SET G** as shown in the ASCII Command column of *Table 3.4*. The relay presents the Global settings categories at the **SET G** command; no instance numbers follow **SET G**. Conversely, the Port settings command has five instances (PORT F, PORT 1, PORT 2, PORT 3, and PORT 5). To access the PORT 1 settings, type **SET P 1 <Enter>**. If you do not specify which port to set, the relay defaults to the active port (the port you are presently using).

The Group settings can have the optional one-letter acronym S attached to the command; you can enter **SET 1** or **SET S 1** for Group 1 settings, **SET 2** or **SET S 2** for Group 2 settings, etc. If you do not specify which group to set, the relay defaults to the present active group. If Group 6 is the active group, and you type **SET <Enter>**, for example, you will see the settings prompts for the Group 6 settings.

Alias Settings

Although the relay provides extensive programming facilities and opportunity for comments, troubleshooting customized programs is sometimes difficult. Aliases provide an opportunity to assign more meaningful names to the generic variable names to improve the readability of the program.

Rename, or assign as many as 200 alias names to any Relay Word bit or analog quantity in the relay. The maximum length of an alias is seven characters. Valid characters are 0–9, A–Z (only uppercase), and _ (underscore), and must contain at least one alphabetic character. Ensure that no Relay Word bit or analog quantity appears more than once in the alias settings. Each alias name must be unique, i.e., you cannot use the name of an existing Relay Word bit or analog quantity. If you remove the alias name, all settings that referenced that alias revert to the original name.

Use the **SHO T** command to view the default settings, as shown in *Figure 3.12*.

```
=>>SHO T <Enter>
Alias
Relay Aliases
(RW Bit or Analog Qty. 7 Character Alias [0-9 A-Z _])
1: EN,"RLY_EN"
=>>
```

Figure 3.12 Default Alias Settings

Making Text-Edit Mode Alias Changes

Assign the alias name THETA to math variable PMV01 and the alias TAN to math variable PMV02. These variables are then used in calculating the tangent of theta, using their alias names in the equation.

Step 1. Prepare to control the relay at Access Level 2.

a. Type **ACC <Enter>** at a communications terminal.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the =>> prompt.

Step 2. Type **SET T <Enter>** to access the alias settings.

Figure 3.13 shows a representative computer terminal screen.

Step 3. Type **> <Enter>** for the relay to display the first line that you can edit.

Step 4. Type **PMV01,THETA <Enter>** at the Line 2 ? settings prompt to set the alias for PMV01.

The relay verifies that this is a valid entry, then responds with the next line prompt 3: followed by the ? settings prompt.

Step 5. Type **PMV02,TAN <Enter>** at the Line 3 ? settings prompt to set the alias for PMV02.

The relay verifies that this is a valid entry, then responds with the next line prompt 4: followed by the ? settings prompt.

Step 6. Type **END <Enter>** to end the settings session.

The relay scrolls a readback of all the front-panel settings, eventually displaying the Save settings (Y, N) ? prompt. At the end of the readback information, just before the Save settings (Y, N) ? prompt, you can verify the new display point information.

Step 7. Type **Y <Enter>** to save the new settings.

```
=>>SET T <Enter>
Alias
Relay Aliases
(RW Bit or Analog Qty. 7 Character Alias [0-9 A-Z _])
1: EN,"RLY_EN"
?   <Enter>
2:
?  PMV01,THETA <Enter>
3:
?  PMV02,TAN <Enter>
4:
?  END <Enter>
Alias
Relay Aliases
(RW Bit or Analog Qty. 7 Character Alias [0-9 A-Z _])
1: EN,"RLY_EN"
2: PMV01,"THETA"
3: PMV02,"TAN"
Save settings (Y,N)  ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved

=>>
```

Figure 3.13 Using Text-Edit Mode Line Editing to Set Aliases

Use the alias names, instead of the Relay Word bits, in SELOGIC control equation programming. *Figure 3.14* shows an example of an alias used in protection logic programming.

```
=>>SET L <Enter>
Protection 1
1: PLT01S := PB1_PUL AND NOT PLT01 #GROUND ENABLED
?  > <Enter>
15:
?  THETA:=IO1FA <Enter>
16:
?  TAN:=SIN(THETA)/COS(THETA) <Enter>
17:
?  END <Enter>
Protection 1
.
.
.
Save settings (Y,N)  ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved

=>>
```

Figure 3.14 Using Text-Edit Mode Line Editing to Set Protection Logic

Changing Settings by Using the Terminal

When you change settings (with any **SET** command) from a terminal, the relay shows the setting category, prompt, present value, and action prompt.

Figure 3.15 shows two settings examples: multiple-line settings (SID and RID) and an in-line setting (NUMBK) for relay Global settings from Access Level P (protection). The relay prompts you for input by presenting an action prompt. You have many options for navigating the settings at the ? prompt.

Table 3.5 lists the operations possible from a settings action prompt.




Figure 3.15 Components of SET Commands

Table 3.5 Actions at Settings Prompts

Action	Relay Response
<Enter>	Accept setting and move to the next setting; if at the last setting, exit settings.
[*value*] <Enter>	Enter the given *value* and move to the next setting if valid; if at the last setting, exit settings.
^ <Enter>	Move to the previous setting; if at the top of settings, stay at the present setting.
< <Enter>	Move to the top of the previous settings category; if at the top of settings, stay at the present setting.
> <Enter>	Move to the top of the next settings category; if in the last category, exit settings.
END <Enter>	Go to the end of the present settings session. Prepare to exit settings via the `Save settings (Y,N) ?` prompt.
<Ctrl+X>	Abort the editing session without saving changes.

When you exit settings entry from the **SET** commands, the relay responds with `Save settings (Y,N)?`. If you answer **Y <Enter>**, the relay writes the new settings to nonvolatile storage. If you answer **N <Enter>**, the relay discards any settings changes you have made.

Making Settings Changes in Initial Global Settings

You must configure SEL-400 series relays for specific conditions found in the power system where you are connecting the relay. For example, in most SEL-400 series relays you must set the nominal frequency and phase rotation.

The procedure in the following steps assumes that you have successfully established communication with the relay; see *Making an EIA-232 Serial Port Connection on page 3.4* for a step-by-step procedure. In addition, you must be familiar with relay access levels and passwords. See *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords.

This example jumps to a Global setting that is not at the beginning of the Global settings list. Thus, you enter **SET G**, the setting name, and **<Enter>**. To start at the beginning of the Global settings, simply type **SET G <Enter>** without a settings name.

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Type **SET G NFREQ <Enter>** (this sets the nominal system frequency using the **NFREQ** setting, which has options of 50 Hz and 60 Hz).

The relay responds with a terminal screen display similar to that shown in *Figure 3.16*.

```
=>>SET G NFREQ <Enter>
Global

General Global Settings

Nominal System Frequency (50,60 Hz)              NFREQ   := 60     ? <Enter>
System Phase Rotation (ABC,ACB)                  PHROT   := ABC    ? <Enter>
Date Format (MDY,YMD,DMY)                        DATE_F  := MDY    ? YMD <Enter>
Fault Condition Equation (SELogic Equation)
FAULT := 51S1 OR 51S2 OR 50P1
?  END <Enter>

.
.
.

Save settings (Y,N)  ? Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
=>>
```

Figure 3.16 Example Global Settings

Step 3. Accept the default settings.

a. For a 60 Hz system, press **<Enter>** to accept the NFREQ existing value of 60 (Hz).

The relay presents the next setting, which is the PHROT (phase rotation) setting.

b. Type **<Enter>** to accept the ABC phase rotation default.

Step 4. Set the date format:

The relay can report dates in three formats: MDY, YMD, and DMY (where M = month, D = date, and Y = year).

a. For this procedure, type **YMD <Enter>**.

At each setting in turn, the relay presents the settings prompt, name, present value, and action prompt.

Note that SELOGIC control equation settings, such as FAULT in *Figure 3.16*, can appear on multiple lines.

b. If you make a mistake or want to go backward through the settings, type the ^ character (on most computer keyboards, this is a shifted numeral 6) and **<Enter>**.

Refer to *Table 3.5* for this and other navigational aids.

Step 5. End the settings session.

a. Type **END <Enter>** at the `FAULT` action prompt.

(The Fault SELOGIC control equation remains unchanged.)

The relay next scrolls a readback of all the Global settings, eventually displaying the following prompt:

```
Save settings (Y,N) ?
```

(In *Figure 3.16*, a vertical ellipsis represents the relay information during readback.)

b. Examine the settings readback to verify your new settings.

c. Answer **Y <Enter>** to save your new settings.

The TERSE Option

You can avoid viewing the entire class settings summary the relay displays when you type **END <Enter>** midway through a settings class or instance.

On slow data speed links, waiting for the complete settings readback can clog your automation control system or take too much of your time for a few settings changes. Eliminate the settings readback by appending **TERSE** to the **SET** command.

Text-Edit Mode Line Editing

Some relay settings present multiple input lines to your terminal; you use basic line text editing commands to construct the setting. For display, the relay references each line of the setting by line number, not by the setting name. See *Making Text-Edit Mode Settings Changes on page 3.22* for an example of a text-edit mode setting.

While in the text-edit mode, you see a prompt consisting of the line number and the present setting for that line. You can keep the setting, enter a new setting, or delete the setting. *Table 3.6* lists the commands for text-edit mode.

Table 3.6 Actions at Text-Edit Mode Prompts

Action	Relay Response
<Enter>	Accept the setting and move to the next line; if at the last line or at a blank line, exit settings.
>*n* <Enter>	Move to line *n*. If this is beyond the end of the list, move to a blank line following the last line.
^ <Enter>	Move to the previous line; if at the first line, stay at the present line.
< <Enter>	Move to the first line.
> <Enter>	Move to a blank line following the last line.
LIST <Enter>	List all settings and return to the present action prompt.
DELETE [*n*] <Enter>	Delete the present line and subsequent lines for a total of *n* lines; *n* = 1 if not provided. Lines after deletion shift upward by the number of lines deleted.
INSERT <Enter>	Insert a blank line at the present location; the present line and subsequent lines shift downward.
END <Enter>	Go to the end of the present settings session. Prepare to exit settings via the `Save settings (Y,N) ?` prompt.
<Ctrl+X>	Abort editing session without saving changes.

NOTE: To begin an entry with one of these keywords, especially in notes settings, put the string in quotes: e.g., "END OF REPORT".

Use commas to separate the items in a text-edit mode setting when you are entering multiple items per line. After you enter each line, the relay checks the validity of the setting. If the entered setting is invalid, the relay responds with an error message and prompts you again for the setting.

Making Text-Edit Mode Settings Changes

The procedure in the following steps familiarizes you with basic text-edit mode line editing.

Example 3.1 Text-Edit Mode Line Editing

Set Display Point 1 through Display Point 3 to show the status of Circuit Breaker 1, Circuit Breaker 2, and the operational state (on or off) of the transformer cooling fans near the circuit breaker bay where you have installed the relay. See *Display Points on page 4.10* for information on programming display points.

For this example, use inputs IN101, IN102, and IN105. You can use other inputs for your particular application.

This procedure assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10*) to change the default access level passwords.

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the Access Level 2 password and press **<Enter>**.

You will see the Access Level 2 =>> prompt.

Step 2. Access the display point settings.

a. Type **SET F <Enter>** to modify the front-panel settings.

b. Advance through the front-panel settings (repeatedly type **>** and then **<Enter>**) until you reach the **Display Points** category.

Figure 3.17 shows a representative terminal screen. The relay displays the first line that you can edit. For the case of display points, the line number is the display point number.

Step 3. At the Line 1 settings `?` prompt, type the following to create Display Point 1:

IN101,CB1,CLOSED,OPEN <Enter>

The relay verifies that this is a valid entry, then responds with the next line prompt `2:` followed by the settings `?` prompt (see *Figure 3.17*).

Step 4. At the Line 2 settings `?` prompt, type the following to create Display Point 2:

IN102,CB2,CLOSED,OPEN <Enter>

The relay verifies that this is a valid entry, then responds with the next line prompt `3:` followed by the settings `?` prompt (see *Figure 3.17*).

Step 5. At the `Display Points` prompt, use the text-edit mode line editing commands to list the active display points. Type the following:

LIST <Enter>

After showing the active display points, the relay returns to Line 3 followed by the settings `?` prompt.

Example 3.1 Text-Edit Mode Line Editing (Continued)

NOTE: Use quotation marks when entering alias strings that contain spaces or punctuation marks, as shown in the IN105 sample, Step 6.

Step 6. Type the following to create Display Point 3:

IN105,“5 MVA XFMR Fans”,ON,OFF <Enter>

The relay verifies that this is a valid entry, then responds with the next line prompt `4:` followed by the settings `?` prompt (see *Figure 3.17*).

Step 7. Type **END <Enter>** to end the editing session.

The relay scrolls a readback of all the front-panel settings, eventually displaying the `Save settings (Y,N) ?` prompt. (A vertical ellipsis in *Figure 3.17* represents the readback.)

At the end of the readback information, just before the `Save settings (Y,N) ?` prompt, you can verify the new display point information.

Step 8. Answer **Y <Enter>** to save the new settings.

```
Display Points
(Boolean) : RWB Name, “Label”, “Set String”, “Clear String”, “Text Size”
(Analog) : Analog Quantity Name, “User Text and Formatting”, “Text Size”


1:
? IN101,CB1,CLOSED,OPEN <Enter>
2:
? IN102,CB2,CLOSED,OPEN <Enter>
3:
? LIST <Enter>
1: IN101,"CB1","CLOSED","OPEN",S
2: IN102,"CB2","CLOSED","OPEN",S
3:
? IN105,“5 MVA XFMR Fans”,ON,OFF <Enter>
4:
? END <Enter>
                .
                .
                .

Display Points
(Boolean) : RWB Name, “Label”, “Set String”, “Clear String”, “Text Size”
(Analog) : Analog Quantity Name, “User Text and Formatting”, “Text Size”
1: IN101,"CB1","CLOSED","OPEN",S
2: IN102,"CB2","CLOSED","OPEN",S
3: IN105,"5 MVA XFMR Fans","ON","OFF",S
                .
                .
                .

Save settings (Y,N)  ? Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
=>>
```

Figure 3.17 Using Text-Edit Mode Line Editing to Set Display Points

This procedure proposes connecting the transformer bank fan sensor to relay input IN105. In the **SET G** (GLOBAL) command, verify that the debounce time settings IN105PU and IN105DO are correct for your fan-running sensor. To access separate input parameters, you must first enable independent control input settings with setting EICIS. To change the input conditioning, enter the following settings:

EICIS := **Y** Enable Independent Control Input Settings (Y, N)

IN105PU := **0.3750** Pickup Delay for Contact Input IN105 (0.0000–5 cyc)

IN105DO := **0.3750** Dropout Delay for Contact Input IN105 (0.0000–5 cyc)

Use the appropriate interface hardware to connect the fan-running sensor to IN105. Choose any relay input that conforms to your requirements.

Example 3.2 Leaving a Note in the Relay

For this example, assume you are testing a line, but you will be away for a few days. You want to leave your colleague, Marius, a note telling him where you left the drawings and settings. Use the Notes function in the relay to leave the note, as shown in *Figure 3.18*. All relevant procedures in this section assume that you have successfully established communication with the relay. In addition, you must be familiar with relay access levels and passwords to change the default access level passwords. Furthermore, *Step 1* below applies to all relevant tests, and is not repeated for each test.

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Access the Notes settings.

a. Type **SET N <Enter>** to access the Notes settings.

b. At the Line 1 settings `?` prompt, type the Line 1 text shown in *Figure 3.18* (as many as 70 characters without wrap), and press **<Enter>**.

The relay verifies that this is a valid entry, then responds with the next line prompt `2:` followed by the settings `?` prompt.

Step 3. At the Line 2 settings `?` prompt, type the Line 2 text shown in *Figure 3.18*.

Because there are more than 70 characters, the relay rejects the entry.

Re-enter the text, but keep the number of characters at 70 or fewer.

Step 4. After the last entry, type **END <Enter>**.

This tells the relay that you have completed the setting change.

Step 5. Type **Y <Enter>** at the prompt `Save settings (Y,N)` to save the settings.

```
=>>SET N <Enter>
Notes
1:
? Marius, this is the relay for CARR substation <Enter>
2:
? The Sacramento line drawings and setting sheets are in the top drawer in the sub\
station. <Enter>
Note cannot exceed 70 chars

2:
? The Sacramento line drawings and settings are in the <Enter>
3:
? top drawer in the substation. <Enter>
4:
? END <Enter>
Notes
1: Marius, this is the relay for CARR substation
2: The Sacramento line drawings and settings are in the
3: top drawer in the substation.

Save settings (Y,N) ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
```

Figure 3.18 Leave a Note in the Relay

To read the note, type **SHO N <Enter>**, as shown in *Figure 3.19*.

```
=>>SHO N <Enter>
Notes
1: Marius, this is the relay for CARR substation
2: Capacitor Bank 1 drawings and settings are in the
3: top drawer in the substation.
=>>
```

Figure 3.19 Read a Note in the Relay

Example 3.3 Deleting a Display Point

This example shows you how to delete a previously used display point. In the **SET F** command, at the Display Points and Aliases prompt, use the text-edit mode line editing commands to set and delete the display points. This procedure shows two previously programmed display points that indicate on the front-panel LCD the status of Circuit Breaker 1 and Circuit Breaker 2. Relay control inputs IN101 and IN102 are the Relay Word bits for the Circuit Breaker 1 and Circuit Breaker 2 display points, respectively (see *Making Text-Edit Mode Settings Changes on page 3.22*). You can use other inputs for your particular application.

The procedure in the following steps assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10*).

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Example 3.3 Deleting a Display Point (Continued)

Step 2. Access the `Display Points and Aliases` prompt.

a. Enter the **SET F** command.

b. Advance through the front-panel settings (repeatedly type **>** and then **<Enter>**) until you reach the `Display Points and Aliases` category.

Figure 3.20 shows a representative terminal screen. The relay displays the first line that you can edit. For display points, the line number is the display point number.

```
Display Points
(Boolean) : RWB Name, “Label”, “Set String”, “Clear String”, “Text Size”
(Analog) : Analog Quantity Name, “User Text and Formatting”, “Text Size”
1: IN101,"CB1","CLOSED","OPEN",S
?  LIST <Enter>
1: IN101,"CB1","CLOSED","OPEN",S
2: IN102,"CB2","CLOSED","OPEN",S
3: IN105,"5 MVA XFMR Fans","ON","OFF",S

1: IN101,"CB1","CLOSED","OPEN",S
?  <Enter>
2: IN102,"CB2","CLOSED","OPEN",S
?  DELETE <Enter>
2: IN105,"5 MVA XFMR Fans","ON","OFF",S
?  LIST <Enter>

1: IN101,"CB1","CLOSED","OPEN",S
2: IN105,"5 MVA XFMR Fans","ON","OFF",S
2: IN105,"5 MVA XFMR Fans","ON","OFF",S
?  END <Enter>
              .
              .
              .

Display Points
(Boolean) : RWB Name, “Label”, “Set String”, “Clear String”, “Text Size”
(Analog) : Analog Quantity Name, “User Text and Formatting”, “Text Size”
1: IN101,"CB1","CLOSED","OPEN",S
2: IN105,"5 MVA XFMR Fans","ON","OFF",S
              .
              .
              .

Save settings (Y,N)  ? Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
=>>
```

Figure 3.20 Using Text-Edit Mode Line Editing to Delete a Display Point

Step 3. List the present display points.

a. Type **LIST <Enter>** at the Display Points ? prompt.

b. After showing the active display points, the relay returns to Line 1 followed by the settings ? prompt.

Step 4. Type **<Enter>** once to proceed to the Line 2 present value and settings ? prompt.

Step 5. Type **DELETE <Enter>** to delete Display Point 2.

Step 6. Type **LIST <Enter>** to examine the remaining display points.

Former Display Point 2 is eliminated, and Display Point 3 moves up to Position 2.

The relay returns to Line 2 followed by the settings ? prompt.

Example 3.3 Deleting a Display Point (Continued)

Step 7. Type **END <Enter>** to end the settings process.

The relay next scrolls a readback of all the Front-Panel settings, eventually displaying the `Save settings (Y,N) ?` prompt. (In *Figure 3.20*, a vertical ellipsis represents this scrolling readback.)

At the end of the readback information, just before the `Save settings (Y,N) ?` prompt, you can verify the new display point information.

Step 8. Answer **Y <Enter>** to save your new settings.

Settings in QuickSet

You can use QuickSet to develop settings for the relay offline. QuickSet automatically checks interrelated settings and alerts you to out-of-range settings. Upload the offline QuickSet settings to the relay via the communications ports. See *Checking Relay Status in QuickSet on page 3.12* for an introductory tutorial on using QuickSet.

You can also use QuickSet as a terminal program to interact in real time with the relay. For an introduction to QuickSet and all of features of this software, see *Section 2: PC Software*.

Making Initial Global Settings in QuickSet

QuickSet makes setting the relay an easy task. The purpose of the procedure in the following steps is to familiarize you with reading, modifying, and sending settings with QuickSet.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet; see *Section 2: PC Software* and *Checking Relay Status in QuickSet on page 3.12*.

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. In the **File** menu, click **Read** to read the present configuration in the relay.

The relay sends all configuration and settings data to QuickSet.

Step 3. Select **Global** settings.

a. Click the arrow next to the **Global** branch of the left-hand QuickSet tree structure shown in *Figure 3.21*.

b. Click **General Global Settings**.

You will see the **Global Settings** window (see *Figure 3.21*).




Figure 3.21 QuickSet Global Settings Window

Step 4. Change settings.

a. Click the button for the correct option for NFREQ and PHROT to specify your system frequency and phase rotation.

When you tab or click to the next field, the relay validates the new setting.

b. The right-click mouse button performs two special functions when you are editing settings: **Previous Value** and **Default Value**.

➢ Right-click in the setting dialog box and select **Previous Value** if you want to revert to the setting value before you made a change.

➢ Right-click in the setting dialog box and select **Default Value** if you want to restore the factory-default setting value.

Step 5. Save the new settings in QuickSet.

a. In the **File** menu, click **Save**.

b. Specify a Settings Name.

c. Click **OK**.

Step 6. Upload the new settings to the relay.

a. On the **File** menu, click **Send**.

QuickSet prompts you for the settings class or instance you want to send to the relay, as shown in the first dialog box of *Figure 3.22*.

b. Click the check box for **Global**.

c. Click **OK**.

QuickSet responds with the second dialog box shown in *Figure 3.22*.

If you see no error message, the new settings are loaded in the relay.




Figure 3.22 Uploading Global Settings to the Relay

Settings From the Front Panel

You can use the relay front panel to enter some of the relay settings. The relay presents the settings in order from class to instance (if applicable) to category to the particular setting, in a manner similar to setting the relay using a terminal.

Use the LCD and the adjacent navigation pushbuttons to enter each character of the setting in sequence. This can be a laborious process for some settings (e.g., long SELOGIC control equations). However, if you need to make a quick correction or have no faster means to make settings, settings functions are available at the front panel. For more information on making settings changes from the front panel, see *Set/Show on page 4.26*.

Entering DATE and TIME From the Front Panel

The purpose of the procedure in the following steps is to familiarize you with entering data from the relay front panel.

Step 1. Prepare to use the front panel by applying power to the relay.

Note that the relay front-panel display shows a sequence of LCD screens called the `ROTATING DISPLAY`. (If you do not operate the front panel for a certain period, the relay will enter front-panel time-out mode and you will see the sequential screens of the `ROTATING DISPLAY`.)

Step 2. Press the **ENT** pushbutton to display the `MAIN MENU` of *Figure 3.23*.

Step 3. View the settings screens.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the SET/SHOW action item (see *Figure 3.23*).

b. Press the **ENT** pushbutton.

You will see the SET/SHOW submenu (the second screen in *Figure 3.23*).

Step 4. View the date/time screen.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the DATE/TIME action item (*Figure 3.23*, second screen).

b. Press the **ENT** pushbutton.

The relay next displays the DATE/TIME submenu (the third screen of *Figure 3.23*).




Figure 3.23 DATE and TIME Settings From Front-Panel LCD

Step 5. Set the date.

a. Press the **ENT** pushbutton.

The relay shows the last screen of *Figure 3.23*, the DATE edit screen.

b. Use the **Up Arrow** and **Down Arrow** navigation pushbuttons to increase and decrease the date position numbers.

Step to the next or previous position by using the **Left Arrow** and **Right Arrow** pushbuttons.

c. When finished adjusting the new date, press **ENT**.

The relay returns the display to the DATE/TIME submenu. Note that the relay reports the TIME SOURCE as FP DATE (front-panel date).

Step 6. Press **ESC** repeatedly to normalize the front-panel display.

Changing a Relay Setting From the Front Panel

The purpose of the procedure in the following steps is to provide additional practice at entering relay settings from the front panel. In this example, you change the PORT F front-panel communications port settings.

Step 1. View the MAIN MENU.

a. If you have been using the front panel (as in the previous example), press the **ESC** key repeatedly until you see the MAIN MENU.

b. If the relay is displaying the ROTATING DISPLAY, press the **ENT** pushbutton to display the MAIN MENU.

Figure 3.24(a) shows the MAIN MENU at the beginning of the front-panel settings process.

Step 2. View the settings screens.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the SET/SHOW action item, as shown in *Figure 3.24(a)*.

b. Press the **ENT** pushbutton. You will see the SET/SHOW submenu screen, as shown in *Figure 3.24(b)*.

Step 3. Select PORT F.

a. Highlight PORT and press the **ENT** pushbutton.

The relay displays the PORT instances screen, as shown in *Figure 3.24(c)*.

b. Choose the port you want to configure by using the **Up Arrow** and **Down Arrow** navigation pushbuttons to move the screen arrow.

For this example, select PORT F and press **ENT**.

Step 4. View the **Communications Settings** category screen.

a. The relay displays the Port F category screen, as shown in *Figure 3.24(d)*. Use the **Up Arrow** and **Down Arrow** navigation pushbuttons to select the settings category.

b. For this example, highlight **Communications Settings** and press **ENT**.

The relay displays the Communications Settings screen, as shown in *Figure 3.24(e)*.

Step 5. Change settings.

a. Highlight the SPEED setting.

b. Press **ENT**.

(The relay possibly requires a password here; see *Passwords on page 3.10* and *Section 4: Front-Panel Operations*.)

The LCD displays the SPEED selection submenu that has all the possible choices for serial data speeds.

The highlighted selection in *Figure 3.24(f)* indicates the default setting of 9600 (bps).

c. Use the **Up Arrow** and **Down Arrow** navigation pushbuttons to select a different speed.

d. Once you have selected a data speed, press the **ENT** pushbutton.

NOTE: Once you have changed communications parameters, you must change the corresponding parameters in your terminal emulation program to communicate with the relay via a communications port.

Step 6. End the settings session.

a. The relay returns to the previous category settings list screen. Press **ESC** to return to the categories screen where you see the Save Settings item at the bottom of the screen.

b. Use the **Up Arrow** and **Down Arrow** pushbuttons to highlight Save Settings and press **ENT**.

c. Highlight YES, and then press **ENT**.

The relay validates the setting and returns to the PORT screen, as shown in *Figure 3.24(c)*.

Step 7. Press **ESC** repeatedly to return to the MAIN MENU.




Figure 3.24 SET/SHOW Menus

Examining Metering Quantities

SEL-400 series relays feature high-accuracy power system metering. You can view fundamental and rms quantities by using a communications terminal, QuickSet, or the front panel. For more information on relay metering, see *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual.

View Metering by Using the Terminal

The procedure in the following steps shows how to use a terminal or terminal emulation computer program to view power system metering. In this example, you connect specific voltages and currents for a 5 A, 60 Hz relay. Scale these quantities appropriately for your particular relay.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). *Step 1* through *Step 7* are necessary if you have not yet configured the relay and want to test metering by using a test source. If the relay is already connected to the system, you may jump to *Step 8* to view the system metering information.

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Set the relay to a nominal operation mode.

a. Use a terminal to perform the initial Global settings relay setup in *Making Settings Changes in Initial Global Settings on page 3.20*.

b. Set the relay for 60 Hz operation, ABC phase rotation.

Step 3. Some SEL-400 series relays support voltage and current source selection. In these relays, configure the source selection appropriate for metering testing. The following shows how to do this in an SEL-451 (see *Figure 3.25*). Use the terminal to set Global setting ESS := 1.

a. Type **SET G ESS TERSE <Enter>**.

b. Type **1 <Enter>**.

c. Type **END <Enter>** to finish this settings session.

d. Answer **Y <Enter>** to the save settings prompt.

```
=>>SET G ESS TERSE <Enter>
Global

Current and Voltage Source Selection

Current and Voltage Source Selection (Y,N,1,2,3,4)      ESS   := N    ? 1 <Enter>
Line Current Source (IW,COMB)                           LINEI := IW   ? END <Enter>


Save settings (Y,N) ? Y <Enter>
Saving Settings, Please Wait...........
Settings Saved
=>>
```

Figure 3.25 Setting ESS in the Terminal

Step 4. Set CT and PT ratios. The specific CT and PT configuration settings depends on the relay. The following shows a typical set of configuration choices. Use the terminal to set Group 1 setting CTRW := 200 (the CT W-input ratio), and PTRY := 2000.0 (the PT Y-input ratio).

a. Type **SET CTRW TERSE <Enter>**.

b. If the CTRW setting is not 200, type **200 <Enter>**.

c. Proceed as shown in *Figure 3.26* to PTRY and change PTRY to 2000.0, if needed.

d. Type **END <Enter>** to finish this settings session.

e. Answer **Y <Enter>** to the save settings prompt.

```
=>>SET CTRW TERSE <Enter>
Group 1

Line Configuration

Current Transformer Ratio - Input W (1-50000)       CTRW   := 120    ?200 <Enter>
Current Transformer Ratio - Input X (1-50000)       CTRX   := 120    ? <Enter>
Potential Transformer Ratio - Input Y (1.0-10000)   PTRY   := 180.0  ?2000.0 <Enter>
PT Nominal Voltage (L-L) - Input Y (60-300 V,sec)   VNOMY  := 115    ?END <Enter>


Save settings (Y,N) ? Y <Enter>
Saving Settings, Please Wait...........
Settings Saved

=>>
```

Figure 3.26 Setting CTRW and PTRY in the Terminal

Step 5. Turn the relay off.

Step 6. Connect analog inputs. The specific connections depend on the relay. The following illustrates a typical set of voltage and current connections.

a. If three voltage sources and three current sources are available, connect the sources to the relay as shown in *Figure 3.27*.

If three voltage sources and two current sources are available, use the connection diagram of *Figure 3.28*.

b. Apply 67 V per phase (line-to-neutral) in ABC phase rotation.

c. Apply 2.0 A per phase, in phase with the applied phase voltages.




Figure 3.27 Test Connections Using Three Voltage Sources/Three Current Sources




Figure 3.28 Test Connections Using Two Current Sources for Three-Phase Faults and METER Test

Step 7. Turn the relay on.

Step 8. View metering.

a. Type **ACC <Enter>** to log in to the relay at Access Level 1.

b. Type the password and press **<Enter>**.

c. Type **MET <Enter>**.

The relay displays the fundamental frequency (50 Hz or 60 Hz) metering information in a manner similar to that shown in *Figure 3.29*.

```
=>>MET <Enter>

Relay 1                                  Date: 02/26/2015  Time: 01:35:05.221
Station A                                Serial Number: 0000000000

                    Phase Currents
                 IA        IB        IC
I MAG (A)      398.882   399.041   398.784
I ANG (DEG)     -1.18   -120.97    119.21

                    Phase Voltages              Phase-Phase Voltages
                 VA        VB        VC          VAB       VBC       VCA
V MAG (kV)     133.994   133.986   133.953     231.903   231.815   232.450
V ANG (DEG)     -0.17   -120.02    120.18       29.91    -89.92    150.01

                  Sequence Currents (A)         Sequence Voltages (kV)
                 I1        3I2       3I0        V1        3V2       3V0
MAG            398.901     2.159     2.588    133.977     0.692     0.713
ANG (DEG)       -0.98    -62.68   -115.80       0.00    -53.25   -120.79

                   A         B         C          3P
P (MW)           53.44     53.46     53.41      160.31
Q (MVAR)          0.95      0.89      0.91        2.75
S (MVA)          53.45     53.47     53.42      160.33
POWER FACTOR      1.00      1.00      1.00        1.00
                   LAG       LAG       LAG         LAG

FREQ (Hz)      60.00       VDC1(V)   125.00   VDC2(V)    48.00

=>>
```

Figure 3.29 Terminal Screen MET Metering Quantities

The metering quantities of *View Metering by Using the Terminal on page 3.35* are the fundamental line quantities. Other variants of the **MET** command give different relay metering quantities. See *Section 8: Metering, Monitoring, and Reporting* of the product-specific instruction manual for more information on the specific metering options available in a specific relay.

View Metering by Using QuickSet

Use the procedures in the following steps to examine the relay metering with the QuickSet HMI.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Checking Relay Status in QuickSet on page 3.12* and *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for details on how to do this.

Step 2. Set the relay to a nominal operation mode. Perform the initial Global settings relay setup of *Making Initial Global Settings in QuickSet on page 3.28* to set the relay for 60-Hz operation, ABC phase rotation.

Step 3. Set a basic voltage and current configuration.

a. In the QuickSet **Settings** tree view, click the drop-down arrow next to **Global** to expand the **Global** branch (see *Figure 3.30*).

b. Click the **Current and Voltage Source Selection** branch.

You will see the **Current and Voltage Source Selection** dialog box as shown in *Figure 3.30*.

c. Choose **1** from the drop-down list box under **ESS Current and Voltage Source Selection**.




Figure 3.30 Global Alternate Source Selection Settings in QuickSet

Step 4. Set PT and CT ratios.

a. In the QuickSet **Settings** tree view, click the drop-down arrow next to **Group 1** to expand this branch (see *Figure 3.31*).

b. Click the drop-down arrow next to **Set 1**.

c. Click **Line Configuration**.

You will see the **Line Configuration** window similar to *Figure 3.31*.

d. Enter setting **CTRW Current Transformer Ratio - Input W** as **200**, and the **PTRY Potential Transformer Ratio - Input Y** as **2000**.

e. Save the settings and send the **Group 1** settings if you change the settings (see Step 6 and Step 7).




Figure 3.31 Group 1 Terminal Configuration Settings in QuickSet

Step 5. Start the QuickSet operator interface.

Step 6. In the top toolbar select **Tools > HMI > HMI** to start the GUI.

Step 7. Click the **Phasors** button of the HMI tree view (see *Figure 3.32*) to view phasors.

QuickSet displays fundamental line metering quantities with a display similar to *Figure 3.33*. (The test setup is adjusted for an approximately 30-degree lagging current.)




Figure 3.32 HMI Phasors View in QuickSet




Figure 3.33 Instantaneous Metering Quantities in QuickSet HMI

Step 8. Click the **Instantaneous** button of the HMI tree view to see metering information similar to *Figure 3.33*.

View Metering From the Front Panel

In most SEL-400 series relays, you can use the front-panel display and navigation pushbuttons to view the metering quantities of the relay (see *Meter on page 4.16* for more information on viewing metering on the relay front panel). The screens in this procedure are for an SEL-451 with one circuit breaker, and this example assumes that you have not enabled the demand metering or synchronism-check features.

Step 1. Prepare to use the front panel by applying power to the relay.

Note that the LCD shows a sequence of screens called the ROTATING DISPLAY. (If you do not operate the front panel for a certain period, the relay will enter front-panel time-out mode and you will see the sequential screens of the ROTATING DISPLAY.)

Step 2. Press the **ENT** pushbutton to display the MAIN MENU at the top of *Figure 3.34*.

Step 3. View the metering selection screen.

a. Highlight the METER action item (see the first screen of *Figure 3.34*).

b. Press the **ENT** pushbutton.

The relay displays the METER submenu (the second screen in *Figure 3.34*).

Step 4. View the metering screens.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the FUNDAMENTAL METER action item, as shown in *Figure 3.34(b)*.

b. Press the **ENT** pushbutton.

The relay displays the first FUNDAMENTAL METER screen, shown in *Figure 3.34(c)*.

c. Use the **Up Arrow** and **Down Arrow** navigation pushbuttons to move among the fundamental line quantities metering screens.

Step 5. Press the **ESC** pushbutton repeatedly to return to the MAIN MENU.




Figure 3.34 Front-Panel Screens for METER

Examining Relay Elements

Use the communications port **TAR** command or the front panel to display the state of relay elements, control inputs, and control outputs. Viewing a change in relay element (Relay Word bit) status is a good way to verify the pickup settings you have entered for protection elements.

View Relay Elements in the Terminal

The procedure in the following steps shows you how to view a change in state for the SEL-451 50P1 Phase-Instantaneous Overcurrent element from a communications port.

Table 3.7 Phase-Instantaneous Overcurrent Pickup

Setting	Description	Default
50P1P	Level 1 Pickup (OFF, 0.25–100 A secondary)	15.00

For this procedure, you must have a serial terminal or computer with terminal emulation software and a variable current source for relay testing.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords and enter higher relay access levels).

Step 1. Type **ACC <Enter>** at a communications terminal.

Step 2. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 3. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input.

Step 4. Type **TAR 50P1 <Enter>** to view the initial element status.

The relay returns a target terminal screen similar to that shown in *Figure 3.35*.

```
=>TAR 50P1 <Enter>
50P1  50P2  50P3  50P4  67P1  67P2  67P3  67P4
0     0     0     0     0     0     0     0
=>
```

Figure 3.35 Sample Targets Display on a Serial Terminal

Step 5. View the element status change.

a. Type **TAR 50P1 1000 <Enter>** (this command causes the relay to repeat the **TAR 50P1** command 1000 times). For more information on the **TAR** command see *Section 14: ASCII Command Reference*.

b. Increase the current source to produce a current magnitude greater than 15.00 A secondary in the relay.

You will see the 50P1 element status change to 1 when the input current exceeds the 50P1P setting threshold.

c. Type **<Ctrl+X>** to stop the relay from presenting the target display before completion of the 1000 target repeats.

View Relay Elements From the Front-Panel LCD

You can use the front-panel display and navigation pushbuttons to check Relay Word bit elements. See *Section 4: Front-Panel Operations* for more information on using the relay front panel.

This procedure uses the SEL-451 50P1 Phase-Instantaneous Overcurrent element.

Step 1. Display the MAIN MENU.

Step 2. If the relay LCD is in the ROTATING DISPLAY, press the **ENT** pushbutton to display the MAIN MENU similar to that in *Figure 3.36*.

Step 3. Press the **Down Arrow** navigation pushbutton to highlight the RELAY ELEMENTS action item, as shown in *Figure 3.36(a)*.

Step 4. Press the **ENT** pushbutton.

You will see a RELAY ELEMENTS screen, as shown in *Figure 3.36(b)*.




Figure 3.36 Viewing Relay Word Bits From the Front-Panel LCD

Step 5. Display the 50P1 Relay Word bit on the front-panel LCD screen.

a. Press **ENT** to go to the ELEMENT SEARCH submenu of *Figure 3.36(c)*.

b. Use the navigation keys to highlight 5 and then press **ENT** to enter the character 5 in the text input field.

c. Enter the 0, P, and 1 characters in the same manner.

d. Highlight ACCEPT and press **ENT**.

The relay displays the LCD screen containing the 50P1 element, as shown *Figure 3.36(d)*.

Step 6. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input.

Step 7. View the target status change.

a. Increase the current source to produce a current magnitude greater than 15.00 A secondary in the relay.

b. Observe the 50P1 target on the front-panel display.

You will see the 50P1 element status change to 1 when the input current exceeds the 50P1P setting threshold.

Step 8. Press **ESC** to return to the `MAIN MENU`.

View Relay Elements by Using the Front-Panel LED

The procedure in the following steps shows you how to use a front-panel LED to view a change in state for the SEL-451 50P1 Phase-Instantaneous Overcurrent element.

In this example, use QuickSet to configure the relay. You must have a computer that is communicating with the relay and running QuickSet (see *Making Settings Changes in Initial Global Settings on page 3.20*). In addition, you need a variable current source suitable for relay testing.

Step 1. Prepare to control the relay with QuickSet by establishing communication, checking passwords, and reading relay settings.

Step 2. Set a pushbutton LED SELOGIC control equation.

a. Expand the **Front Panel** branch of the **Settings** tree view and click **Pushbuttons** (see *Figure 3.37*).

QuickSet displays the **Pushbuttons** dialog box similar to that shown in *Figure 3.37*.

b. Click in the **PB6_LED** text box and type **50P1**.

c. Tab or click to any other text box.

QuickSet checks the validity of the setting.




Figure 3.37 Setting Pushbutton LED Response in QuickSet

Step 3. Click **File > Save** to save the new settings in QuickSet.

Step 4. Upload the new settings to the SEL-451.

a. Click **File > Send**.

QuickSet prompts you for the settings class you want to send to the relay, as shown in the Group Select dialog box of *Figure 3.38*.

b. Click the check box for **Front Panel**.

c. Click **OK**.

The relay responds with the **Transfer Status** dialog box shown in *Figure 3.38*.

If you see no error message, the new settings are loaded in the relay.




Figure 3.38 Uploading Front-Panel Settings to the Relay

Step 5. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input.

Step 6. View the target status change.

a. Increase the current source to produce a current magnitude greater than 15.00 A secondary in the relay.

b. Observe the LED next to Pushbutton 6 on the SEL-451 front panel.

You will see the LED illuminate when the input current exceeds the 50P1P setting threshold.

Reading Oscillograms, Event Reports, and SER

SEL-400 series relays have great capabilities for storing and reporting power system events. These include high-resolution oscillography with sampling as high as 8 kHz, event reports that encompass important variables in the power system, and the SER that reports changing power system conditions and relay operating states.

You can view oscillograms taken from high-resolution raw data or from filtered event report data. Each type of presentation gives you a unique view of the power system. High-resolution oscillograms are useful for viewing system transients and dc artifacts outside the relay filter system; event report oscillograms give you a picture of the quantities that the relay used in the protection algorithms.

The examples listed in this section give step-by-step procedures to acquaint you with these features. *Section 9: Reporting* provides a complete discussion of these relay features.

Generating an Event

To view high-resolution raw data oscillograms and event reports, you must generate a relay event. High-resolution oscillography and event reports use the same event triggering methods. The relay uses multiple sources to initiate a data capture, including any of the following: Relay Word bit TRIP asserts, SELOGIC control equation ER (event report trigger), or the **TRI** command. (Factory-default setup does not include the **PUL** command as an event report trigger. You can add the **PUL** command by entering the Relay Word bit TESTPUL in the ER SELOGIC control equation.)

You can use an event trigger to initiate capturing power system data. The procedure in the following steps shows how to use the QuickSet HMI to generate the **TRI** command, which triggers an event capture. In this example, the relay uses default parameters to record the event. These parameters are at a sampling rate (SRATE) of 2000 samples per second (2 kHz), a pre-trigger or pre-fault recording length (PRE) of 0.1 seconds, and an event report length (LER) of 0.5 seconds. See *Duration of Data Captures and Event Reports on page 9.7* for complete information on changing these default settings to match your application.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Checking Relay Status in QuickSet on page 3.12* and *Section 2: PC Software*). In addition, you should perform the steps described in *View Metering by Using the Terminal on page 3.35* to connect secondary test voltages and currents, and to set the relay to meter these quantities correctly.

Step 1. Connect voltage and current sources to the relay secondary voltage and secondary current inputs (use the connections of *View Metering by Using the Terminal on page 3.35* and *Figure 3.27* or *Figure 3.28*).

Step 2. Apply power to the relay, start QuickSet, and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

NOTE: The Trigger New Event button in the Event History dialog box may also be used (see *Figure 3.42*).

Step 3. In the top toolbar menu, select **Tools > HMI > HMI** to start the QuickSet operator interface.

Step 4. Click **Control Window** in the HMI tree view (see *Figure 3.39*).

QuickSet displays the Control Window similar to that shown in *Figure 3.40*.




Figure 3.39 QuickSet HMI Tree View




Figure 3.40 QuickSet HMI Control Window

Step 5. Trigger an Event.

a. Click the **Event Trigger** box to trigger an event.

QuickSet displays a prompt in a dialog box similar to that in *Figure 3.41*.

b. Click **Yes** to trigger an event.




Figure 3.41 Event Trigger Prompt in QuickSet

Reading the Event History

The relay has multiple convenient methods for checking whether you successfully captured power system data. The following describes how to view the event history data with QuickSet and how to examine the history data through use of the ASCII terminal interface.

Reading the Event History in QuickSet

The procedure in the following steps shows how to use the QuickSet HMI to gather relay event history information. See *Event History on page 9.26* for more information on event history.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see

Changing the Default Passwords in the Terminal on page 3.10 to change the default access level passwords). You should also be familiar with QuickSet (see *Checking Relay Status in QuickSet on page 3.12* and *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. To view the event history report, open the QuickSet **Tools** menu and click **Events > Get Event Files**.

You will see the **Relay Event History** dialog box similar to that shown in *Figure 3.42*.




Figure 3.42 Relay Event History Dialog Box

Reading the Event History in the Terminal

The procedure in the following steps shows how to use the relay **HIS** command to confirm that you captured power system data with an event trigger. This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

Step 1. Prepare to monitor the relay at Access Level 1.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 2. Type **HIS <Enter>** to examine the event history

You will see a screen display similar to *Figure 3.43*.

```
=>HIS <Enter>

Relay 1                                    Date: 03/03/2015  Time: 17:27:44.140
Station A                                  Serial Number: 0000000000

#        DATE        TIME     EVENT  LOCAT   CURR GRP TARGETS
10024 03/03/2015 08:33:29.201 TRIP  $$$$.$$     0  1
10023 03/02/2015 15:41:35.777 ER    $$$$.$$     0  1
10022 03/02/2015 15:41:35.227 ER    $$$$.$$     0  1
10021 03/02/2015 15:41:34.577 ER    $$$$.$$     0  1
10020 03/02/2015 15:41:34.152 ER    $$$$.$$     0  1
10019 03/02/2015 15:41:32.702 ER    $$$$.$$     0  1
10018 02/24/2015 15:22:19.496 TRIG  $$$$.$$     1  3

10017 02/24/2015 15:22:17.705 TRIG  $$$$.$$     1  3
10016 02/23/2015 17:42:56.581 TRIG  $$$$.$$     1  3
10015 02/20/2015 19:23:41.369 BCG      0.02  3442  3
10014 02/20/2015 17:14:40.056 CA T     7.28  2449  3  TIME A_FAULT C_FAULT

=>
```

Figure 3.43 Sample HIS Command Output in the Terminal

For more information on the event history, see *Event History on page 9.26*.

Viewing High-Resolution Oscillograms

Once you have successfully generated an event, you can view high-resolution oscillograms and event report oscillograms about this event. When gathered from a field-installed relay, this information helps you assess power system operating conditions. In addition, when you first install the relay, this reporting information helps you confirm that you have connected the relay correctly.

The relay provides high-resolution oscillography data in the binary COMTRADE file format (IEEE/ANSI standard C37.111-1999 and C37.111-2013 formats are supported). File transfer is the only mechanism for retrieving high-resolution COMTRADE data from the relay.

The SEL-5601 SYNCHROWAVE Event is a program you can use to view COMTRADE data. Many third-party software suppliers can provide you with programs to display and manipulate COMTRADE files.

Retrieving High-Resolution COMTRADE Data in the Terminal

The relay recorded the event triggered in *Generating an Event on page 3.49*. The procedure in the following steps shows you how to retrieve the high-resolution raw oscillography data for this event.

Perform the steps listed in *Generating an Event on page 3.49* before executing the instructions in this example. For this procedure, you must use a communications terminal emulation computer program capable of file transfers.

If you need help finding a terminal emulation program, contact the SEL factory or your local Technical Service Center.

Step 1. Prepare to monitor the relay at Access Level 1.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 2. Type **FILE DIR EVENTS <Enter>** to view the contents of the events file directory.

The relay lists file names for recently recorded events in a manner similar to that shown in *Figure 3.44*.

The relay shows three high-resolution oscillography files with the file name extensions .HDR, .CFG, and .DAT for each event.

This example uses the IEEE C37.111-1999 COMTRADE file HR_10000 as the number of the event that you recently triggered; use the event number corresponding to your triggered event.

```
==>>file dir events
171101,155138316,OT,SID,RID,CONAM,HR,10000.CFG          R   11/01/2017 08:51:38
171101,155138316,OT,SID,RID,CONAM,HR,10000.DAT          R   11/01/2017 08:51:38
171101,155138316,OT,SID,RID,CONAM,HR,10000.HDR          R   11/01/2017 08:51:38
C4_10000.TXT                                            R   11/01/2017 08:51:38
C8_10000.TXT                                            R   11/01/2017 08:51:38
CHISTORY.TXT                                            R
E4_10000.TXT                                            R   11/01/2017 08:51:38
E8_10000.TXT                                            R   11/01/2017 08:51:38
HISTORY.TXT                                             R
HR_10000.CFG                                            R   11/01/2017 08:51:38
HR_10000.DAT                                            R   11/01/2017 08:51:38
HR_l0000 .HDR                                           R   11/01/2017 08:51:38
```

Figure 3.44 EVENTS Folder Files

Step 3. Type **FILE READ EVENTS HR_10000.* <Enter>** to ready the relay to transfer the HR_10000.HDR, HR_10000.CFG, and HR_10000.DAT files to your computer.

Step 4. Download the files. Perform the steps necessary for your terminal emulation program to receive a file.

Typically, these are the file transfer steps:

- Specify the destination file location in your computer file storage system and file name.
- Select the transfer type as **YModem** (if this transfer type is not already enabled).
- Click **Receive**.

You will usually see a confirmation message when the file transfer is complete.

When these files have transferred successfully, you have the entire COMTRADE file for the high-resolution raw data capture.

Step 5. Use ACSELERATOR Analytic Assistant SEL-5601 Software, SYNCHROWAVE Event, QuickSet, or other COMTRADE-capable programs to play back high-resolution raw data oscillograms of the high-resolution raw data capture files you just transferred.

Retrieving High-Resolution COMTRADE Data in QuickSet

The procedure in the following steps shows how to use QuickSet to view the event that you triggered in *Generating an Event on page 3.49*. You can use this procedure to view other events stored in the relay.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Checking Relay Status in QuickSet on page 3.12* and *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. Open the QuickSet **Tools** menu and click **Events > Get Event Files** to view the Event History. Select **COMTRADE** from the **Event Type** list and then click **Refresh Event History**.

You will see the **Event History** dialog box similar to that shown in *Figure 3.45*.




Figure 3.45 Relay Event History Dialog Box in QuickSet

Step 3. Get the event.

a. Highlight the event you want to view and click **Get Selected Events**.

b. After getting the event QuickSet prompts you to save the event file (.DAT) in a directory.

c. Click **Tools > Events** and select the saved event file (.dat).

d. Press **Open**.

QuickSet then presents the window similar to that in *Figure 3.46* and the sample event oscillogram of *Figure 3.47*.

NOTE: QuickSet provides the option to choose which Event Viewer program will open the event files by default. Under the Tools menu, go to Options and select your preference of Event Viewer under the Main tab.




Figure 3.46 QuickSet Event Waveform Window




Figure 3.47 Sample Event Oscillogram

You can also examine a phasors display, an event harmonic analysis display, and the event summary from the **Event Waveform View** menu. See *Section 9: Reporting* for more information.

Viewing Event Report Data

Examine relay event reports to inspect the operating quantities the relay used at each triggered event. Unlike the raw data samples/second high-resolution oscillography files, these reports contain the filtered samples/cycle data the relay uses to make protection decisions. Event reports are useful for determining why the relay operated for a particular set of power system conditions. For more information on event reports, see *Event Report on page 9.13*.

The relay recorded the event triggered in *Generating an Event on page 3.49*. The procedure in the following steps shows you how to retrieve the event report data files for this event. Perform the steps listed in *Generating an Event on page 3.49* before executing the instructions in this example. For this procedure, you must use a terminal program capable of Ymodem protocol file transfer.

Step 1. Prepare to monitor the relay at Access Level 1.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 2. Type **FILE DIR EVENTS <Enter>** to view the events file directory.

The relay lists file names for recently recorded events in a manner similar to that shown in *Figure 3.44*.

In the figure, the relay shows two event report files: E4_10000.TXT and E8_10000.TXT, and two Compressed ASCII event report files: C4_10000.TXT and C8_10000.TXT.

Step 3. Type **FILE READ EVENTS C8_10000.TXT <Enter>** to transfer the Compressed ASCII event report file to your computer.

Step 4. Download the file. Perform the steps necessary for your terminal emulation program to receive a file.

Typically, these are the file transfer steps:

- Specify the destination file location in your computer file storage system and file name.
- Select the transfer type as **YModem** (if not already enabled).
- Click **Receive**.

You will usually see a confirmation message when the file transfer is complete.

Step 5. When this file has transferred successfully, use Analytic Assistant or SYNCHROWAVE Event to play back the event report oscillograms of the 8-samples/cycle event report file you just transferred.

Viewing SER Records

The relay SER records relay operating changes and relay element states. In response to an element change of state, the SER logs the element, the element state, and a time stamp. Program the relay elements that the relay stores in the SER records, thus capturing significant system events such as an input/output change of state, element pickup/dropout, recloser state changes, etc.

The relay stores the latest 1000 entries to a nonvolatile record. Use the relay communications ports or QuickSet to view the SER records. For more information on the SER, see *Section 9: Reporting*.

The latest 200 SER events are viewable from the front panel. For more information, see *Section 4: Front-Panel Operations*.

Setting the SER and Examining an SER Record in QuickSet

The procedure in the following steps shows you how to use QuickSet to program relay elements into the SER. Also, use these procedures to review SER records with QuickSet.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. Download the present configuration in the relay by clicking **File > Read**.

The relay sends all configuration and settings data to QuickSet.

Step 3. Click the **Report** branch of the QuickSet **Settings** tree view structure (see *Figure 3.48*) to view the SER settings entry screen.

You will see the SER Points and Aliases window similar to *Figure 3.49*.




Figure 3.48 Selecting SER Points and Aliases Settings in QuickSet




Figure 3.49 SER Points and Aliases Settings in QuickSet

Step 4. Enter SER settings.

a. For this example, open the entry form by clicking the ... button beside the **SITM1 SER Points and Aliases**, **Point 1** entry field. We will change this SER point to report the operation of the **Target Reset** pushbutton.

b. Click the ... button beside the **Relay Word Bit** entry field.

c. Select Target Logic Bits, and then double-click on TRGTR to copy the TRGTR name into the **Relay Word Bit** field. This also copies TRGTR to the Reporting Name (or alias) field.

d. Type **Target Reset PB** in the **Alias Name** field.

e. Type **TEST** in the **Set Alias** field.

f. Type **OFF** in the **Clear Alias** field.

g. Click **OK**.

Step 5. Click **File > Save** to save the new settings in QuickSet.

Step 6. Upload the new settings to the relay.

a. Click **File > Send**.

QuickSet prompts you for the settings class you want to send to the relay, as shown in the first dialog box of *Figure 3.50*.

b. Click the **Report** check box.

c. Click **OK**.

QuickSet responds with the second dialog box of *Figure 3.50*.

If you see no error message, the new settings are loaded in the relay.




Figure 3.50 Uploading Report Settings to the Relay

Step 7. Press and release the front-panel **TARGET RESET** pushbutton to generate an SER record.

Step 8. View the SER report.

a. Start the QuickSet operator interface.

b. In the top toolbar **Tools** menu, click **HMI > HMI**.

c. Click the **SER** button of the HMI tree view (see *Figure 3.51*).

QuickSet displays the SER records with a display similar to *Figure 3.52*.




Figure 3.51 Retrieving SER Records With QuickSet




Figure 3.52 SER Records in the QuickSet HMI

The relay lists the SER records in chronological order from top to bottom as shown in *Figure 3.52*. In addition, the relay numbers each record with the most recent record as number 1; new events are usually more important for determining the effects of recently occurring power system events.

For each application of power to the relay, the SER reports a "Power-up" indication and the active settings group. A properly operating relay immediately goes to the enabled state, an event that causes the SER to report another SER record. The SER reports the **TARGET RESET** button when you press the pushbutton and it remains asserted for one processing interval.

Setting the SER and Examining the SER Record in the Terminal

The procedure in the following steps shows how to use a terminal connected to a relay communications port to set an element in the SER. Use text-edit mode line editing to enter the SER settings (see *Text-Edit Mode Line Editing on page 3.22*). Also included is a procedure for viewing the SER report with a terminal.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Enter SER trigger data.

a. Type **SET R TERSE <Enter>** to access the **Report** settings (see *Figure 3.53*).

b. Press **<Enter>** to move past the **SER Chatter Criteria** setting.

c. At the SER Points ? prompt line, type the following:

TRGTR,"TARGET RESET PB",TEST,OFF,N <Enter>.

At the next line, type **END <Enter>**.

d. The relay prompts you to save the new setting; type **Y <Enter>**.

```
=>>SET R TERSE <Enter>
Report
SER Chatter Criteria
Automatic Removal of Chattering SER Points (Y,N)   ESERDEL := N   ? <Enter>


SER Points
(Relay Word Bit, Reporting Name, Set State Name, Clear State Name, HMI Alarm)
1:
? TRGTR,"TARGET RESET PB",TEST,OFF,N <Enter>
2:
? END <Enter>

Save settings (Y,N) ? Y <Enter>
Saving Settings, Please Wait...........
Settings Saved
=>>
```

Figure 3.53 Setting an SER Element: Terminal

Step 3. Press and release the front-panel **TARGET RESET** pushbutton to generate an SER record.

Step 4. Type **SER <Enter>** (at the Access Level 1 prompt or higher) to view the SER report.

The relay presents a screen similar to the SER display of *Figure 3.52*.

Downloading an SER Report File

The procedure in the following steps shows you how to retrieve the SER report stored in the relay as a file. For this procedure, you must use a terminal emulation program with file transfer capability.

Step 1. Prepare to monitor the relay at Access Level 1.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 2. Type **FILE DIR REPORTS <Enter>** to view the events file directory.

The terminal lists the file names for standard reports as shown in *Figure 3.54*.

Step 3. Prepare the relay to download the SER report.

a. Type **FILE READ REPORTS SER.TXT <Enter>**.

b. If you want the Compressed ASCII file, type the following:

FILE READ REPORTS CSER.TXT <Enter>

```
=>FILE DIR REPORTS <Enter>
BRE_1.TXT                       R
BRE_2.TXT                       R
BRE_S1.TXT                      R
BRE_S2.TXT                      R
CBRE.TXT                        R
CHISTORY.TXT                    R
CPRO.TXT                        R
CSER.TXT                        R
HISTORY.TXT                     R
PRO.TXT                         R
SER.TXT                         R
=>
```

Figure 3.54 Example Reports File Structure

Step 4. Download the SER report. Perform the steps necessary for your terminal emulation program to receive a file.

Typically, these are the file transfer steps:

- ➢ Specify the destination file location in your computer file storage system and file name.
- ➢ Select the transfer type as **YModem** (if not already enabled).
- ➢ Click **Receive**.

You will usually see a confirmation message when the file transfer is complete.

Step 5. When the SER.txt file has transferred successfully, use a word-processing program to view the contents of the file.

You will see the SER records in a format similar to *Figure 3.52*.

NOTE: Transferring SER files (or CSER files) with the **FILE READ REPORTS SER.TXT** command, performs an **SER CV** command as part of the transfer. SER CV clears the SER information from the present port. With the SER information cleared, there are no data available for subsequent SER or CSER transfers from the same port.

Operating the Relay Inputs and Outputs

SEL-400 series relays give you great ability to perform control actions at bay and substation locations via the relay control outputs. The control outputs close and open circuit breakers, switch disconnects, and operate auxiliary station equipment such as fans and lights. The relay reads data from the power system and interfaces with external signals (contact closures and data) through the control inputs. This section is an introduction to operating the control outputs and control inputs. For more information on connecting and applying the control outputs and control inputs, see *Section 2: Installation* in the product-specific instruction manual.

Control Output

The relay features standard, hybrid (high-current interrupting), and high-speed high-current interrupting control outputs that you can use to control circuit breakers and other devices in an equipment bay or substation control house.

Pulsing a Control Output in the Terminal

When first connecting the relay, or at any time that you want to test relay control outputs, perform the following procedure. The procedure in the following steps shows how to use a communications terminal to pulse the control output contacts. Perform the steps in this example to become familiar with relay control and serial communication. For more information on the **PULSE** command, see *PULSE on page 14.53*.

This example assumes that you have successfully established communication with the relay; see *Making an EIA-232 Serial Port Connection on page 3.4* for a step-by-step procedure. In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

NOTE: To pulse an output, the circuit breaker control enable jumper must be installed on the main board.

Step 1. Prepare to control the relay at Access Level B.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **BAC <Enter>**.

d. Type the correct password to go to Access Level B.

You will see the Access Level B ==> prompt.

Step 2. Attach an indicating device (ohmmeter with a beep sounder or a test set) to the terminals for control output **OUT104**.

This output is a standard control output and is not polarity-sensitive.

Step 3. Perform the pulse operation.

a. Type **PULSE OUT104 <Enter>**.

The relay confirms your request to pulse an output with a prompt such as that shown in *Figure 3.55*.

b. Type **Y <Enter>** at the prompt.

You will see or hear the indicating device turn on for a second and then turn off.

```
==>PULSE OUT104 <Enter>
Pulse contact OUT104 for 1 seconds(Y/N)       ? Y <Enter>
==>
```

Figure 3.55 Terminal Display for PULSE Command

You can also pulse an output for longer than the default one-second period. If you enter a number after the **PULSE** command, that number specifies the duration in seconds for the pulse. For example, if you enter **PULSE OUT104 3 <Enter>**, the relay pulses OUT104 for three seconds.

Pulsing a Control Output on the Front Panel

The procedure in the following steps shows you how to use the front-panel display and navigation pushbuttons to check for proper operation of the relay control outputs. See *Section 4: Front-Panel Operations* for information on using the relay front panel.

Step 1. Attach an indicating device (an ohmmeter with a beep sounder or a test set) to the terminals for control output **OUT104**.

This output is a standard control output and is not polarity-sensitive.

Step 2. View the front-panel display.

After applying power to the relay, note that the LCD shows a sequence of screens called the ROTATING DISPLAY.

(Also, if you do not operate the front panel for a certain period, the relay will enter front-panel time-out mode and you will see the sequential screens of the ROTATING DISPLAY.)

Step 3. Press the **ENT** pushbutton to view the MAIN MENU, similar to that in *Figure 3.56(a)*.




Figure 3.56 Front-Panel Menus for Pulsing OUT104

Step 4. View the LOCAL CONTROL screen.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the LOCAL CONTROL action item, as shown in *Figure 3.56(a)*.

b. Press the **ENT** pushbutton.

You will see the LOCAL CONTROL submenu as shown in *Figure 3.56(b)*.

Step 5. View the OUTPUT TESTING screen.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight the --OUTPUT TESTING-- action item, as shown in *Figure 3.56(b)*.

b. Press the **ENT** pushbutton.

The relay displays the OUTPUT TESTING submenu, as shown in *Figure 3.56(c)*.

Step 6. Command the relay to pulse the control output.

a. Press the **Up Arrow** and **Down Arrow** navigation pushbuttons to highlight OUT104 as shown in *Figure 3.56(c)*.

b. Press the **Right Arrow** navigation pushbutton to highlight YES under PULSE OUTPUT?

c. Press the **ENT** pushbutton.

The relay detects your request for a function at an access level for which you do not yet have authorization. Whenever this condition occurs, the relay displays the password access screen as shown in *Figure 3.57*.



Figure 3.57 Password Entry Screen

Step 7. Input a password and pulse the output.

a. Enter a valid Access Level B, P, A, O, or 2 password.

(The front panel is always at Access Level 1, so you do not enter the Access Level 1 password.)

Enter a valid password by using the navigation pushbuttons to select, in sequence, the alphanumeric characters that correspond to your password.

b. Press the **ENT** pushbutton at each password character.

(If you make a mistake, highlight the BACKSPACE option and press **ENT** to reenter a character or characters.)

c. After entering all password characters, press the **Up Arrow** or **Down Arrow** pushbuttons to highlight ACCEPT, and press **ENT**.

The relay pulses the output, and you will see the indicating device turn on for a second and then turn off.

Controlling a Relay Control Output With a Local Bit in the Terminal

In this example, you set Local Bit 3 to start the transformer cooling fans near the breaker bay where you have installed the SEL-451. Thus, you can use the LCD screen and navigation pushbuttons to toggle relay Local Bit 3 to control the state of the cooling fans. Relay Word bit LB_SP03 provides supervision for Local Bit 3. Relay Word bit LB_SP03 must be asserted for successful Local Bit 3 operations. For more information on local bits, see *Local Control Bits on page 4.22*.

The procedure in the following steps proposes connecting the transformer bank fan control to relay output **OUT105**. You can choose any relay output that conforms to your requirements.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Access the local control settings.

a. Type **SET F <Enter>**.

b. Repeatedly type **>** and then **<Enter>** to advance through the front-panel settings until you reach the **Local Control** category.

Figure 3.58 shows a representative terminal screen.

```
Local Control
(Local Bit, Local Label, Local Set State, Local Clear State, Pulse Enable)

1:
? LIST <Enter>
1:
? LB03,"5 MVA XFMR Fans",ON,OFF,N <Enter>
2:
? END <Enter>
           .
           .
           .
Local Control
(Local Bit, Local Label, Local Set State, Local Clear State, Pulse Enable)

1: LB03,"5 MVA XFMR Fans","ON","OFF",N
Save settings (Y,N) ? Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
 =>>
```

Figure 3.58 Using Text-Edit Mode Line Editing to Set Local Bit 3

Step 3. Type **LIST <Enter>** at the `Local Control ?` prompt to list the active control points.

This example assumes that you are using no local bits, so the relay returns you to Line 1 followed by the settings `?` prompt.

Step 4. Type **LB03,"5 MVA XFMR Fans",ON,OFF,N <Enter>** at the Line `?` prompt.

The relay checks that this is a valid entry and responds with the next line prompt `2:` followed by the settings `?` prompt.

Step 5. End the settings session.

a. Type **END <Enter>**.

The relay displays a readback of all the front-panel settings, eventually displaying the `Save settings (Y,N) ?` prompt. (In *Figure 3.58* a vertical ellipsis represents the readback.)

At the end of the readback information, just before the `Save settings (Y,N) ?` prompt, you can see the new local bit information.

b. Type **Y <Enter>** to save your new settings.

Step 6. Set OUT105 to respond to Local Bit 3.

a. Type **SET O OUT105 <Enter>** (see *Figure 3.59*).

b. At the `?` prompt, type **LB03 <Enter>**.

c. At the next `?` prompt, type **END <Enter>**.

d. When prompted to save settings, type **Y <Enter>**.

```
=>>SET O OUT105 <Enter>
Output
Main Board
OUT105 :== NA
? LBO3 <Enter>
OUT106 := NA
? END <Enter>
Output

Main Board
OUT101 := T3P1 #BREAKER 1 TRIP
OUT102 := T3P1 #EXTRA BREAKER 1 TRIP
OUT103 := BK1CL #BREAKER 1 CLOSE
OUT104 := NA
OUT105 := LBO3
OUT106 := NA
OUT107 := NA
OUT108 := NOT (HALARM OR SALARM)

Save settings (Y,N) ? Y <Enter>
Saving Settings, Please Wait...........
Settings Saved
=>>
```

Figure 3.59 Setting Control Output OUT105 in the Terminal

Step 7. Test the connection and programming.

a. Use the appropriate interface hardware to connect the fan control start circuit to OUT105.

b. At the relay front-panel `MAIN MENU`, select `LOCAL CONTROL` and press the **ENT** pushbutton as shown in *Figure 3.60(a)*.

c. Select `5 MVA XFMR Fans` on the `LOCAL CONTROL` screen as shown in *Figure 3.60(b)*.

d. Press **ENT** to see the `5 MVA XFMR Fans` as shown in *Figure 3.60(c)*.

e. Highlight `1 ON` and press **ENT**.

The graphical local control handle moves to the 1 position. At this time, the transformer fans will begin running.




Figure 3.60 Front-Panel LOCAL CONTROL Screens

Setting Outputs for Tripping and Closing

To actuate power system circuit breakers, you must configure the control outputs to operate the trip bus and close bus. The relay uses internal logic and SELOGIC control equations to activate the control outputs.

Trip Output Signals

All SEL-400 series relays are capable of three-pole tripping and some are capable of single-pole tripping. There are many Relay Word bits (e.g., T3P1, T3P2, and 3PT) that you can program to drive control outputs to trip circuit breakers. See *Section 5: Protection* in the product-specific instruction manual for complete information on tripping equations and settings. For target illumination at tripping, see *Section 4: Front-Panel Operations*.

Close Output Signals

Some SEL-400 series relays feature an automatic recloser for single-circuit breaker and two-circuit breaker applications, with as many as four autoreclose shots. See *Section 6: Autoreclosing* for more information.

Assigning Control Outputs for Tripping and Closing

The procedure in the following steps shows a method for setting the relay to operate the trip bus and the close bus at a typical substation. This procedure assigns a close output at OUT106. This example is specific to the SEL-451 relay, but similar configuration changes can be made in all SEL-400 series relays.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access-level passwords). You should also be familiar with QuickSet (see *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. Click **File > Read**.

The relay sends all configuration and settings data to QuickSet.

Step 3. Access the **Main Board** output settings.

a. Expand the **Outputs** branch of the Settings tree view.

b. Click **Main Board** (see *Figure 3.61*).




Figure 3.61 Assigning an Additional Close Output in QuickSet

Step 4. Assign a control output for the close bus.

a. In the **Main Board Outputs** dialog box, click the **OUT106** text box and type the following:

BK1CL #ADDITIONAL BREAKER 1 CLOSE

(The # indicates that a comment follows.)

b. Click or tab to another text box.

QuickSet checks that your entry is valid.

Step 5. Click **File > Save** to save the new settings in QuickSet.

Step 6. Upload the new settings to the relay.

a. Click **File > Send**.

QuickSet prompts you for the settings class or instance you want to send to the relay.

b. Click the check box for **Outputs** as shown in the first dialog box shown in *Figure 3.62*.

c. Click **OK**.

QuickSet responds with the second dialog box of *Figure 3.62*.

If you see no error message, the new settings are loaded in the relay.




Figure 3.62 Uploading Output Settings to the SEL-451

Control Input Assignment

Most SEL-400 series relays have control inputs on the main board (IN101–IN107), and on one or more optional I/O interface boards (IN201–IN2xx, IN301–IN3xx, etc.), if so equipped.

There are two types of input circuitry: direct-coupled and optoisolated. *Table 3.8* lists the main differences between the two types of control inputs. Only the SEL-421 and SEL-451 are available with interface boards that support direct-coupled inputs. All SEL-400 series relays support optoisolated inputs.

Table 3.8 Control Input Characteristics

	Direct-Coupled	Optoisolated
Pickup characteristics:	Pickup voltage can be selected via Global settings. Can have different pickup voltages on each input.	Pickup voltage is determined by hardware: one of six voltage levels determined at time of factory order. All pickup voltages are the same on each I/O interface board.
Polarity- sensitive:	Yes (will not respond to reverse polarity signals). A + polarity mark is printed over the positive terminals.	No (will respond to signals of either polarity). No polarity mark. AC signal detection is possible.[a]
Where found:	INT1, INT5, and INT6 I/O Interface Boards (available in SEL-421 and SEL-451 relays)	SEL-400 Series Main Board (IN101–IN107) All other interface boards

[a] With appropriate debounce settings (see *Section 2: Installation* of the product-specific instruction manual).

The default value for Global setting EICIS (Enable Independent Control Input Settings) is N, which hides all individual control input settings and only presents some overall settings that will apply to all control inputs. Set EICIS := Y to gain full access to the individual control input settings.

Setting a Control Input for Circuit Breaker Auxiliary Contacts (52A) in the Terminal

This is a step-by-step procedure to configure a control input that reflects the state of the circuit breaker auxiliary (52A) NO (normally open) contact. A common relay input is from circuit breaker auxiliary contacts; the relay monitors the 52A contacts to detect the closed/open status of the circuit breaker. Perform the following steps to connect three-pole circuit breaker auxiliary contacts to the relay. This example was created using an SEL-451. Refer to the product-specific instruction manual for the correct Relay Word bit names for each product.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords).

Step 1. Prepare to control the relay at Access Level 2.

a. Using a communications terminal, type **ACC <Enter>**.

b. Type the Access Level 1 password and press **<Enter>**.

You will see the => prompt.

c. Type **2AC <Enter>**.

d. Type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

Step 2. Configure the relay to read the circuit breaker auxiliary contact.

a. Type **SET M <Enter>** (see *Figure 3.63*).

These settings are the breaker monitor settings.

b. Type **<Enter>** to bypass the Breaker 1 Monitoring enable, and **<Enter>** again to bypass the Breaker 2 Monitoring enable (NUMBK := 2 in this example).

The relay displays the 52AA1 SELOGIC control equation action prompt.

c. Type **IN101 <Enter>** at the ? prompt to specify input IN101 as the control input that represents the close/open state of Circuit Breaker 1.

Press **<Enter>** until the relay displays the 52AA2 SELOGIC control equation action prompt.

d. Type **IN102 <Enter>** at the ? prompt to specify input IN102 as the control input that represents the close/open state of Circuit Breaker 2.

Step 3. End the settings process. The relay next scrolls a readback of all the Global settings, eventually displaying the `Save settings (Y,N) ?` prompt.

a. In the readback information, just before the `Save settings (Y,N) ?` prompt, confirm the new control input information.

b. Answer **Y <Enter>** to save your new settings.

```
=>>SET M <Enter>
Breaker Monitor
Breaker Configuration
Breaker 1 Monitoring (Y,N) EB1MON  := N ? <Enter>
Breaker 2 Monitoring (Y,N) EB2MON  := N ? <Enter>
Breaker 1 Inputs

N/O Contact Input -BK1 (SELogic Equation)
52AA1 := NA
?  IN101 <Enter>
Breaker 2 Inputs
N/O Contact Input -BK2 (SELogic Equation)
52AA2 := NA
?  IN102 <Enter>
Breaker Monitor

Breaker Configuration
EB1MON  := N        EB2MON  := N
Breaker 1 Inputs
52AA1   := IN101
Breaker 2 Inputs
52AA2   := IN102
Save settings (Y,N)  ? Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
=>>
```

Figure 3.63 Setting 52AA1 in the Terminal

Setting a Control Input for Circuit Breaker Auxiliary Contacts (52A) in QuickSet

The procedure in the following steps shows how to program the relay control input IN101 to read the state of circuit breaker auxiliary contacts. This example uses a single three-pole tripping breaker. Modify the procedure listed here for your application.

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). You should also be familiar with QuickSet (see *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. On the **File** menu, click **Read**.

The relay sends all configuration and settings data to QuickSet.

Step 3. Access the **Control Inputs** settings.

a. Click the arrow next to the **Global** branch of the **Settings** tree view.

b. Click the arrow next to the **Control Inputs** branch of the **Settings** tree view (see *Figure 3.64*).

Step 4. Set **EICIS Independent Control Input Settings** to **Y**.




Figure 3.64 Accessing Control Inputs Settings in QuickSet




Figure 3.65 Control Input Pickup and Dropout Delay Settings in QuickSet

Step 5. Set the control input IN101 debounce time.

For this example, assume that the auxiliary contacts are slow and noisy; you must provide a slightly longer debounce time for these contacts.

a. Double-click the mouse cursor (or press **<Tab>**) to highlight **IN101PU Pickup Delay for Contact Input**.

b. Delete the present setting by pressing **<Delete>**.

c. Type **0.25 <Enter>**.

d. Similarly change the **IN101DO Input IN101 Dropout Delay** to **0.25**.

The relay checks the new value and enters the value in the QuickSet database.

Step 6. Configure the relay to read the circuit breaker auxiliary contact.

a. Expand the **Breaker Monitor** branch of the **Settings** tree view by clicking the **+** button (see *Figure 3.66*).

b. In the tree view, click **Breaker 1** to select circuit breaker monitor settings for Circuit Breaker 1.

c. Set the 52AA1 SELOGIC control equation by clicking in the text box labeled **52AA1 N/O Contact Input**.

d. Type **IN101**, and then click or **<Tab>** to another field to specify input IN101 as the control input that represents the close/open state of Circuit Breaker 1.




Figure 3.66 Setting 52AA1 in QuickSet

Step 7. Click **File > Save** to save the new settings in QuickSet.

Step 8. Upload the new settings to the SEL-451.

a. Click **File > Send**.

QuickSet prompts you for the settings class or instance you want to send to the relay.

b. Select the **Global** check box and the **Breaker Monitor** check box.

c. Click **OK**.

d. QuickSet responds with a Transfer Status dialog box.

If you see no error message, the new settings are loaded in the relay.

Special Considerations for TiDL

In Time-Domain Link (TiDL) systems, IN301–IN324, OUT301–OUT316, IN401–IN424, OUT401–OUT416, IN501–IN524, and OUT501–OUT516 are provided by remotely connected Axion modules. (See the installation section of the product-specific instruction manual for details on how these are configured and mapped internally.) Within the relay, the inputs behave just like local inputs. They will be accurately time-tagged in SER. Similarly, the outputs will behave like local outputs, except that the communications channel will add a slight time delay to the operating time (less than one millisecond).

The one difference to consider is that it is possible to lose communication with a remote Axion, which will cause all of the mapped inputs and outputs to stop updating. There are special Relay Word bits to indicate this loss of communication: IO300OK, IO400OK, and IO500OK. Use these bits to condition the opera-

tion of the corresponding inputs to sustain appropriate operation when there is a loss of communication. You may also want to map these bits to an alarm so someone is notified of the loss of communication.

Configuring Timekeeping

The relay features high-accuracy timekeeping when supplied with an IRIG-B or Ethernet Precision Time Protocol (PTP) signal. When the supplied clock signal is sufficiently accurate, most SEL-400 series relays can act as a phasor measurement unit (PMU) and transmit synchrophasor data representative of the power system at fixed time periods to an external data processor. The relay can also record COMTRADE event report data by using the high-accuracy time stamp. See *Oscillography on page 9.8* and *Time-Synchronized Triggers on page 11.9* for details on these applications.

IRIG-B and PTP

The relay has two input connectors that accept IRIG-B (Inter-Range Instrumentation Group-B) demodulated time-code format: the IRIG-B pins of Serial Port 1, and the IRIG-B BNC connector. In relays with Ethernet, Precision Time Protocol (PTP) can also be used to provide high-accuracy time. See *Section 11: Time and Date Management* for more information on using IRIG-B and PTP.

Monitoring High-Accuracy Time Source Status

The purpose of the procedure in the following steps is to show one method for deriving the TIME Q Time Source information from Relay Word bits TSOK and TIRIG when using an IRIG Time Source. The TSOK Relay Word bit is at logical 1 when the relay is in HIRIG time mode. For this application example, use a protection SELOGIC variable (PSV) to monitor timekeeping status.

PSV02 asserts when the relay is synchronized to the HIRIG source. A departure from this condition asserts the relay alarm output (OUT108 for this application example).

This example assumes that you have successfully established communication with the relay (see *Making an EIA-232 Serial Port Connection on page 3.4*). In addition, you must be familiar with relay access levels and passwords (see *Changing the Default Passwords in the Terminal on page 3.10* to change the default access level passwords). Also, you should be familiar with QuickSet (see *Section 2: PC Software*).

Step 1. Start QuickSet and establish a connection with the relay. See Step 1 and Step 2 of *Checking Relay Status in QuickSet on page 3.12* for detailed steps.

Step 2. Read the present configuration in the relay. Click **File > Read**.

The relay sends all configuration and settings data to QuickSet.

Step 3. Access the protection free-form SELOGIC settings.

a. Click the arrow next to **Group 1** in the **Settings** tree view.

b. Click the **Protection Logic 1** settings (see *Figure 3.67*).

Step 4. Enter the two lines of SELOGIC control equation programming in the **Protection Free-Form Logic Settings** shown in *Figure 3.67*.




Figure 3.67 Programming a PSV to Monitor HIRIG in QuickSet

Step 5. Configure a control output to alarm a loss-of-HIRIG mode.

a. In the **Settings** tree view, click **Outputs** and then click **Main Board** (see *Figure 3.68*).

b. In the **OUT108 Main Board Outputs** text box, enter the OR NOT PSV02 condition to the preexisting OUT108 := NOT (SALARM OR HALARM) equation, as shown in *Figure 3.68*.




Figure 3.68 Setting OUT108 in QuickSet

Step 6. Click **File > Save** to save the new settings in QuickSet.

Step 7. Upload the new settings to the relay.

a. Click **File > Send**.

QuickSet prompts you for the settings class or instance you want to send to the relay.

b. Select the **Group 1** check box and the **Output** check box, as shown in the first dialog box of *Figure 3.62*.

c. Click **OK**.

QuickSet responds with a display similar to the second dialog box shown in *Figure 3.62*.

If you see no error message, the new settings are loaded in the relay.

To confirm that you have prepared an out-of-synchronization/loss-of-HIRIG mode alarm, disconnect the IRIG-B input. The relay alarm will activate.

Readying the Relay for Field Application

Before applying the relay in your power system, set the relay for your particular field application. Be sure to modify the relay factory-default settings for your power system conditions to enable relay features to help you protect and control your system.

This procedure is a guide to help you ready the relay for field application. If you are unfamiliar with the steps in this procedure, see the many relay usage examples presented in this section. This is a suggested procedure; modify the procedure as necessary to conform to your standard company practices.

Step 1. Open the appropriate low-voltage breaker(s) and remove fuses to verify removal of control power and ac signals from the relay.

Step 2. Isolate the relay TRIP control output.

Step 3. Perform point-to-point continuity checks on the circuits associated with the relay to verify the accuracy and correctness of the ac and dc connections.

Step 4. Apply power to the relay.

The green **ENABLED** LED on the front panel will illuminate.

Step 5. Use an SEL-C234A cable to connect a serial terminal to the relay.

Step 6. Start the terminal (usually a PC with terminal emulation software).

Step 7. Establish communication with the relay at Access Level 0.

Step 8. Proceed to Access Level 2 (see *Changing the Default Passwords in the Terminal on page 3.10*).

Step 9. Change the default passwords (see *Changing the Default Passwords in the Terminal on page 3.10*).

Step 10. Set the DATE and TIME (see *Making Simple Settings Changes on page 3.15*).

Step 11. Use test sources to verify relay ac connections (see *Examining Metering Quantities on page 3.35*).

Step 12. Verify control input connections.

Step 13. Verify control output connections.

Step 14. Perform protection element tests.

Step 15. Set the relay (see *Making Simple Settings Changes on page 3.15, Section 12: Settings,* and *Section 6: Protection and Protection Application Examples* in the product-specific instruction manual.

Step 16. Connect the relay for tripping/closing duty.

Step 17. From Access Level 2, use a communications terminal to issue applicable commands (listed in *Table 3.9*) to clear the relay data buffers.

Table 3.9 Communications Port Commands That Clear Relay Buffers

Communications Port Command	Task Performed
MET RD	Reset demand meter data
MET RP	Reset peak demand meter data
MET RE	Reset energy meter data
MET RM	Reset maximum/minimum meter data
HIS CA	Reset event report and history buffers
SER CA	Reset Sequential Events Recorder data

Step 18. Connect the secondary voltage and current inputs.

Step 19. Use the **MET** command or the QuickSet HMI to view relay metering to confirm secondary connections (see *Examining Metering Quantities on page 3.35*).

This page intentionally left blank

SECTION 4

Front-Panel Operations

The relay front panel makes power system data collection and system control quick and efficient. Using the front panel, you can analyze power system operating information, view and change relay settings, and perform relay control functions. The relay features a straightforward menu-driven control structure presented on the front-panel LCD. Front-panel targets and other LED indicators provide a quick look at relay operation status. You can perform often-used control actions rapidly by using the large direct-action pushbuttons. All of these features help you operate the relay from the front panel and include:

- Reading metering
- Inspecting targets
- Accessing settings
- Controlling relay operations

This section describes features found in many, but not necessarily all, SEL-400 series relays. See the relay-specific instruction manuals to determine which front-panel features are supported in that relay. This section includes the following:

- *Front-Panel Layout on page 4.1*
- *Front-Panel Menus and Screens on page 4.14*
- *Front-Panel Automatic Messages on page 4.32*
- *Operation and Target LEDs on page 4.33*
- *Front-Panel Operator Control Pushbuttons on page 4.35*

Front-Panel Layout

Some SEL-400 series relays come with a front panel with 16 target LEDs and 8 operator pushbuttons. Others come with 24 target LEDs and 12 operator pushbuttons. Refer to the product-specific instruction manual to see which displays are available for any specific relay. *Figure 4.1*, *Figure 4.2*, and *Figure 4.3* show what these front-panel options look like in the SEL-451 and the SEL-487E relays. Some relays are also available with direct-action pushbuttons for breaker control, which is illustrated in *Figure 4.2*.




Figure 4.1 SEL-451 Front Panel (8-Pushbutton Model)




Figure 4.2 SEL-451 Front Panel (12-Pushbutton Model) with Optional Auxiliary Trip/Close Buttons




Figure 4.3 SEL-487E Front Panel

A 128 x 128 pixel LCD shows relay operating data including event summaries, metering, settings, and relay self-test information.

Six navigation pushbuttons adjacent to the LCD window control the relay menus and information screens. Sequentially rotating display screens provide important power system metering parameters; you can easily change this `ROTATING DISPLAY` to suit your particular onsite monitoring needs. Use a simple and efficient menu structure to operate the relay from the front panel. With these menus you can quickly access relay metering, control, and settings.

Front-panel LEDs indicate the relay operating status. You can confirm that the relay is operational by viewing the **ENABLED** LED. The relay illuminates the **TRIP** LED target to indicate a tripping incident. The relay is factory programmed for particular relay elements to illuminate the other target LEDs. You can program these target LEDs to show the results of the most recent relay trip event. The asserted and deasserted colors for the LEDs are programmable.

Select relay models feature auxiliary **TRIP/CLOSE** pushbuttons. These pushbuttons are electrically isolated from the rest of the relay.

The relay front panel features large operator control pushbuttons with annunciator LEDs that facilitate local control. Factory-default settings associate specific relay functions with these direct-action pushbuttons and LEDs. Using SELOGIC control equations or front-panel settings PB*n*_HMI, you can readily change the default direct-action pushbutton functions and LED indications to fit your specific control and operational needs. Change the pushbutton and pushbutton LED labels with the slide-in labels adjacent to the pushbuttons. The asserted and deasserted colors for the LEDs are programmable in 12-pushbutton models.

The relay front panel includes an EIA-232 serial port (labeled **PORT F**) for connecting a communications terminal or using the ACSELERATOR QuickSet SEL-5030 Software program. Use the common EIA-232 open ASCII communications protocol to communicate with the relay via front-panel **PORT F**. Other communications protocols available with the front-panel port are MIRRORED BITS communications, and DNP3. For more information on communications protocols and **PORT F**, see *Section 15: Communications Interfaces*.

Front-Panel LCD

The LCD is the prominent feature of the relay front panel. *Figure 4.4* shows the following areas contained in the LCD:

- Title area
- Main area
- Message area
- Scroll bars

The scroll bars are present only when a display has multiple screens.




Figure 4.4 LCD Display and Navigation Pushbuttons

Front-Panel Inactivity Time-Out

An LCD backlight illuminates the screen when you press any front-panel pushbutton. This backlight extinguishes after a front-panel inactivity time-out period. You can control the duration of the time-out with relay setting FP_TO, listed in *Table 4.1*.

To set FP_TO, use the SET F (set front panel) settings from any communications port or use the Front Panel branch of the QuickSet Settings tree view. The maximum backlight time is 60 minutes (FP_TO = 60). When the front panel times out, the relay displays an automatic `ROTATING DISPLAY`, described later in this section under *Screen Scrolling on page 4.5*.

Table 4.1 Front-Panel Inactivity Time-Out Setting

Name	Description	Range	Default
FP_TO	Front-panel display time-out	OFF, 1–60 minutes	15 minutes

Navigating the Menus

The relay front panel presents a menu system for accessing metering, settings, and control functions. Use the LCD and the six pushbuttons adjacent to the display (see *Figure 4.4*) to navigate these front-panel menus.

The navigation pushbutton names and functions are the following:

- **ESC**—Escape pushbutton
- **ENT**—Enter pushbutton
- **Left Arrow**, **Right Arrow**, **Up Arrow**, and **Down Arrow**—Navigation pushbuttons

Menus show lists of items that display information or control the relay. A rectangular box around an action or choice indicates the menu item you have selected. This rectangular box is the menu item highlight.

Figure 4.5 shows an example of RELAY ELEMENTS highlighted in an example MAIN MENU. When you highlight a menu item, pressing the **ENT** pushbutton selects the highlighted item.



Figure 4.5 RELAY ELEMENTS Highlighted in Example MAIN MENU

The **Up Arrow** pushbutton and **Down Arrow** pushbutton scroll the highlight box to the previous or next menu selection, respectively. When there is more than one screen of menu items, pressing the **Up Arrow** while at the first menu item causes the display to show the previous set of full-screen menu items, with the last menu item highlighted. Pressing the **Down Arrow** while at the bottom menu item causes the display to show the next set of full-screen menu items, with the first menu item highlighted.

Pressing the **ESC** pushbutton reverts the LCD display to the previous screen. Pressing **ESC** repeatedly returns you to the MAIN MENU. If a status warning, alarm condition, or event condition is active (not acknowledged or reset), the relay displays the full-screen status warning, alarm screen, or trip event screen in place of the MAIN MENU.

Screen Scrolling

SEL-400 series relays have two screen scrolling modes: autoscrolling mode and manual-scrolling mode. After front-panel time-out, the LCD presents each of the display screens in this sequence:

- One-line diagram (if applicable)
- Any active (filled) alarm points screens
- Any active (filled) display points screens
- Other enabled screens

See the product-specific instruction manual for the details of the other screens that are supported and how they are enabled.




Figure 4.6 Sample ROTATING DISPLAY

Figure 4.6 illustrates an example rotating display sequence. The active alarm points are the first screens in the ROTATING DISPLAY (see *Alarm Points on page 4.7*). Each alarm points screen shows as many as 11 alarm conditions. The relay can present a maximum of six alarm points screens.

The active display points are the next screens in the ROTATING DISPLAY after alarm points (see *Display Points on page 4.10*). Each display points screen shows as many as 11 enabled display points (with 96 display points, the relay can present a maximum of nine display points screens). If a display point does not have text to display, the screen space for that display point is maintained.

Autoscrolling Mode

Autoscrolling mode shows each screen for a user-configurable period of time. Front Panel setting SCROLD defines the period of time for which each screen is shown. When you first apply power to the relay, the LCD shows the autoscrolling ROTATING DISPLAY. With SCROLD := OFF, the screen remains on the first screen in the rotating display order; automatic rotation of additional screens is disabled.

The autoscrolling ROTATING DISPLAY also appears after a front-panel inactivity time-out (see *Front-Panel Inactivity Time-Out on page 4.4*). The relay retrieves data prior to displaying each new screen. The relay does not update screen information during the display interval. At any time during autoscrolling mode, pressing **ENT** takes you to the MAIN MENU. Pressing any of the four navigation pushbuttons switches the display to manual-scrolling mode.

Manual-Scrolling Mode

In manual-scrolling mode, you can use the directional navigation arrow pushbuttons to select the next or previous screen. Pressing the **Down Arrow** or **Right Arrow** pushbuttons switches the display to the next screen; pressing the **Up Arrow** or **Left Arrow** pushbuttons switches the display to the previous screen.

In manual-scrolling mode, the display shows arrows at the top and bottom of the vertical scroll bar. The screen arrows indicate that you can navigate between the different screens at will. The relay retrieves data prior to displaying each new screen. Unlike the autoscrolling mode, the relay continues to update screen information while you view it in the manual-scrolling mode. To return to autoscrolling mode, press **ESC** or wait for a front-panel time-out.

Alarm Points

You can display messages on the front-panel LCD that indicate alarm conditions in the power system. The relay uses alarm points to place these messages on the LCD.

Figure 4.7 shows a sample alarm points screen. The relay is capable of displaying as many as 66 alarm points. The relay automatically displays new alarm points while in manual-scrolling mode and in autoscrolling mode. While you navigate the HMI menu structure, the relay does not automatically display the alarm points. Instead, ALARM EVENT displays in the footer. When you escape the HMI menu structure, the relay will display the alarm points screen.




Figure 4.7 Sample Alarm Points Screen

The alarm point setting is an element of the SER settings. To enable an alarm point, enable the HMI alarm parameter of the SER Point Settings listed in *Table 4.2*. The format for entering the SER point data is the following comma-delimited string:

Relay Word Bit, Reporting Name, Set State Name, Clear State Name, HMI Alarm

Names can contain any valid ASCII character. Enclose the name within quotation marks. See *Example 4.1* for particular information on the format for entering SER point data.

Table 4.2 SER Point Settings

Description	Range
Relay Word Bit	Any valid relay element
Reporting Name	20-character maximum ASCII string
SET State Name (logical 1)	20-character maximum ASCII string
CLR State Name (logical 0)	20-character maximum ASCII string
HMI Alarm	Y, N

If you enter a Relay Word bit that does not match a valid relay element, the relay displays: `Unknown relay word reference`. If you enter an alias or name that is too long, the relay displays: `Alias label too long`.

The relay displays alarm points in a similar fashion as the SER. As many as 19 characters of the given alias are displayed, with one character reserved for the "*." The asterisk denotes if the element is asserted. Initially, an alarm point must be asserted to be displayed; after the corresponding element deasserts, the asterisk is removed, but the alias is not. The relay displays alarm points in reverse chronological order, just as in the SER, with the most recently asserted alarm displayed on the top. Deasserted alarms may be removed from the display with user acknowledgment, as shown in *Example 4.1*.

Example 4.1 Creating an Alarm Point

Alarm points screens provide operator feedback about the status of system conditions. An alarm points screen contains 11 alarm points; this example demonstrates a method to set the alarm point message that is shown in *Figure 4.7*. This example is based on the Relay Word bit IN101 asserting when Circuit Breaker 1 is in an alarm condition.

In the Report settings (SET R), enter the following after the SER Points Line 1 prompt:

1: **IN101,"Circuit BK1 SF6 Gas","Alarm","Normal","Y"**

The circuit breaker alarm condition is indicated by the set state, "Alarm" and the circuit breaker normal condition is indicated by the clear state "Normal." The HMI Alarm parameter is set to "Y" to enable alarm points screen display of this element.

While in the scrolling mode, the assertion of IN101 will cause the alarm points screen (as shown in *Figure 4.7*) to be automatically displayed. Upon the deassertion of IN101, the asterisk will disappear, as shown in *Figure 4.8*.

Example 4.1 Creating an Alarm Point (Continued)




Figure 4.8 Deasserted Alarm Point

Pressing the **ENT** pushbutton will allow the user to acknowledge and clear deasserted alarms. Before clearing, you will be prompted to confirm that this is the intended action, as shown in *Figure 4.9*.




Figure 4.9 Clear Alarm Point Confirmation Screen

In the case that all alarms are deasserted, pressing the **ENT** pushbutton will allow the user to acknowledge and clear all alarms. After clearing, a screen showing the results of the action will be shown, as in *Figure 4.10*.



Figure 4.10 No Alarm Points Screen

Alarm points are not updated for a particular element if it has been deleted from the SER because of chatter criteria (see *Automatic Deletion and Reinsertion on page 9.30*). Upon reinsertion, the element state will be updated on the alarm point display. If the relay enters a period of SER data loss, the status of alarm points cannot be determined. The screen shown in *Figure 4.11* will appear until you exit the data loss condition, at which point the alarm point elements will be polled and displayed if asserted. Subsequent alarm point assertions will be displayed above the data loss message.

Example 4.1 Creating an Alarm Point (Continued)




Figure 4.11 Alarm Points Data Loss Screen

Display Points

You can display messages on the relay front-panel LCD that indicate conditions in the power system. The relay uses display points to place these messages on the LCD.

Figure 4.12 shows a sample display points screen. Display points can show the status of Relay Word bits or display the value of analog quantities. The relay has 96 possible display points; *Table 4.3* and *Table 4.4* list the display points settings. The relay updates the display points data once per second if you are viewing the display points in manual-scrolling mode; in autoscrolling mode the relay updates the display points information each time the screen appears in the ROTATING DISPLAY sequence.




Figure 4.12 Sample Display Points Screen

To enable a display point, enter the display point settings listed in *Table 4.3* or *Table 4.4*. All display points occupy one, and only one, line on the display at all times. The height of the line is determined by the "Text Size" setting parameter. Display points of single-line height span one screen in total width. Display points of double-line height span two screens in total width. You can use multiple display points to simulate multiple lines.

Use the following syntax to display the given Relay Word bit exactly as seen in the navigational menu (name and value).

DPxx := **Name**

Use the following syntax to display the given Relay Word bit as seen in the navigational menu, replacing the name of the value with the given alias string. The text size determines if the display will be in single font or double font. If the text size is empty, the display will be in single font.

DPxx := **Name, "Alias", "Text Size"**

Use the following syntax to display the given Relay Word bit with the given alias. If the Relay Word bit is asserted (logical 1), the LCD displays the set string in the place of the value. If the Relay Word bit is deasserted (logical 0), the LCD displays the clear string in the place of the value. One or all of Alias, Set String, or Clear String can be empty. If Alias is empty, then the LCD displays only the Set or Clear Strings. If either Set String or Clear String is empty, then an empty line is displayed when the bit matches that state. The text size determines if the display will be in single font or double font. If the text size is empty, the display will be in single font.

DPxx := **Name, "Alias", "Set String", "Clear String", "Text Size"**

Use the following syntax to display the given analog quantity with the given text and formatting. Formatting must be in the form Width.Decimal,Scale with the value of Name, scaled by "Scale," formatted with total width "Width" and "Decimal" decimal places. The width value includes the decimal point and sign character, if applicable. The "scale" value is optional; if omitted, the scale factor is processed as 1. If the numeric value is smaller than the field size requested, the field is padded with spaces to the left of the number. If the numeric value will not fit within the field width given, "$" characters are displayed. The text size determines if the display will be in single font or double font. If the text size is empty, the display will be in single font.

DPxx := **Name, "(Text1 Width.Decimal,Scale) Text2", "Text Size"**

Table 4.3 Display Point Settings—Boolean

Description	Range
Relay Word Bit Name	See the relay-specific instruction manual for a list of Relay Word bits available in that relay.
Alias	ASCII string
Set String	ASCII string
Clear String	ASCII string
Text Size	S, D

Table 4.4 Display Point Settings—Analog

Description	Range
Analog Quantity Name	See the relay-specific instruction manual for a list of available analog quantities
"User Text and Formatting"	ASCII string
Text Size	S, D

Table 4.5 Display Point Settings—Boolean and Analog Examples (Sheet 1 of 2)

Example Display Point Setting Value	Example Display
IN101	`IN101=1` `IN101=0`
MWHAIN,"{7.2}"	`1234.56`
50P1,Overcurrent,,	`Overcurrent=1` `Overcurrent=0`
PSV01,Control,On,Off	`Control=On` `Control=Off`
PSV02,Breaker,Tripped,	`Breaker=Tripped` *Empty Line*

Table 4.5 Display Point Settings—Boolean and Analog Examples (Sheet 2 of 2)

Example Display Point Setting Value	Example Display
50P1,,,Overcurrent	*Empty Line* `Overcurrent`
MWHAIN,"A Ph Import={7.2}"	`A Ph Import=1234.56`
MWHAIN,"A Ph Import={7.3}"	`A Ph Import=$$$.$$$`
MWHAIN,"A Ph Imp {4}MWh"	`A Ph Imp 1234MWh`
PAD,"{7.2}"	`1234.56`
PAD,"A Ph Dem Pwr={4.1}"	`A Ph Dem Pwr=1234.5`
ICD,"C Demand={5}"	`C Demand= 1230`
ICD,"C Demand={4.2,0.001} kA"	`C Demand=1.23 kA`
MWHAOUT,"A Phase Out={3, 1000}"	`A Phase Out=1234`
MWHAOUT,"A Phase Out={3, 1000} kWH"	`A Phase Out=$$$ kWh`
1,"Fixed Text"	`Fixed Text`
0,"Fixed Text"	`Fixed Text`
1,	*Empty Line*
0,	*Empty Line* *Display Point is hidden*

If you enter a Relay Word bit or Analog Quantity that does not match a valid relay element, the relay displays: `Invalid element`. If you enter a display point that exceeds the allowable length, the relay displays: `Too many characters`. If you enter an invalid scale factor, invalid width, too many parameters, or omit necessary quotation marks or brackets, the relay displays an error message. If a display point was used previously and you want to remove the display point, you can delete the display point. In the Front Panel settings (SET F), at the Display Points and Aliases prompt, use the text-edit mode line editing commands to set the display points (see *Text-Edit Mode Line Editing on page 3.22*for information on text-edit mode line editing). To delete Display Point 1, type **DELETE <Enter>** at the Front Panel settings Line 1 prompt.

Example 4.2 Creating a Display Point

Display points screens can be used to provide operator feedback about the readiness of equipment connected to the relay. A display points screen contains 11 display points; this example demonstrates a method to set the display point messages that are shown in *Figure 4.12*. This example uses an SEL-451 with an additional I/O interface board.

This example is based on a three-pole circuit breaker. Relay Word bit 52AA1 will assert when Circuit Breaker 1 is in the closed position.

IN109 will assert when Circuit Breaker 1 is in an alarm condition. B2IAFIM is the filtered instantaneous magnitude for the A-Phase current through Circuit Breaker 2.

In the Front Panel settings (**SET F**), enter the following after the Display Points and Aliases Line 1 prompt:

1: **1,"Circuit Breaker 1"**

2: **52AA1,," --Closed--"," --Open--"**

Example 4.2 Creating a Display Point (Continued)

3: **0**

4: **0,“Circuit BK1 SF6 Gas”**

5: **IN109,„ --Alarm--”,“ --Normal--”**

6: **1**

7: **1,“Circuit Breaker 2”**

8: **B2IAFIM,“ A PH=(6.1,1) A pri”**

9: **IN109,„ “SF6 ALARM”, D**

Fixed text is set by assigning an alias to a “1” or “0.” Blank lines are set by assigning a blank alias to a “1” or “0.” The circuit breaker closed condition is indicated by the set state, “--Closed--” where leading spaces are added to center the set state message. Add a clear state named “--Open--” to show that the circuit breaker is open. The circuit breaker alarm condition is indicated by the set state, “--Alarm--” where leading spaces are added to center the set state message. Add a clear state named “--Normal--” to show that the circuit breaker is not in alarm. User text “A PH=” and “A pri” allows for customized display of the Circuit Breaker 2 A-Phase current, which has been formatted to display numerically as XXXX.X. Double font display is used to give greater visibility to the SF6 Alarm. A horizontal scroll appears while in manual-scrolling mode regardless of whether or not the display point label width requires two full screens to display.

Example 4.3 Monitoring Test Modes With Display Points

This example uses the Relay Word bit TESTFM (Fast Meter test running) to activate a front-panel display point that alerts an onsite operator that the relay is in Fast Meter test mode.

In the Front Panel settings (**SET F**), enter the following after the Line 10 prompt:

10: **TESTFM,„“FAST METER TEST!!!!”**

The LCD displays the screen shown in *Figure 4.13* as a part of the ROTATING DISPLAY if the Fast Meter test is running. (Instruct the operator to view the relay front panel for messages or warnings as the last item on a “Leaving the Substation” checklist.)

Again, this display point application example does not require a clear state, so the clear state is blank. If the Fast Meter test is not running and no other display points are active, the relay shows a blank screen in the ROTATING DISPLAY.




Figure 4.13 Fast Meter Display Points Sample Screen

Front-Panel Menus and Screens

Operate the relay front panel through a sequence of menus that you view on the front-panel display. The MAIN MENU is the introductory menu for other front-panel menus (see *Figure 4.5*). These additional menus allow you onsite access to metering, control, and settings for configuring the relay to your specific application needs. The following menus and screens are representative of what is typically found in SEL-400 series relays, but each relay has a slightly different list. See the relay-specific instruction manual to see what is available in that relay.

- Support Screens
  - Contrast
  - Password
- MAIN MENU
  - METER
  - EVENTS
  - BREAKER MONITOR
  - RELAY ELEMENTS
  - LOCAL CONTROL
  - SET/SHOW
  - RELAY STATUS
  - VIEW CONFIGURATION
  - DISPLAY TEST
  - RESET ACCESS LEVEL
  - ONE LINE DIAGRAM

Support Screens

The relay displays special screens over the top of the menu or screen that you are using to control the relay or view data. These screens are the ADJUST CONTRAST screen and the PASSWORD REQUIRED screen.

Contrast

You can adjust the LCD screen contrast to suit your viewing angle and lighting conditions. To change screen contrast, press and hold the **ESC** pushbutton for one second. The relay displays a contrast adjustment box superimposed over the display.

Figure 4.14 shows the contrast adjustment box with the MAIN MENU screen in the background. Pressing the **Right Arrow** pushbutton increases the contrast. Pressing the **Left Arrow** pushbutton decreases the screen contrast. When finished adjusting the screen contrast, press the **ENT** pushbutton.



Figure 4.14 Contrast Adjustment

Password

The relay uses passwords to control access to settings and control menus. The relay has six access-level passwords. See *Access Levels and Passwords on page 3.7* for more information on access levels and setting passwords. The relay front panel is at Access Level 1 upon initial power-up and after front-panel time out.

⚠WARNING
This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.

Password validation occurs only when you request a menu function that is at a higher access level than the presently authorized level. At this point, the relay displays a password entry screen, shown in *Figure 4.15*. This screen has a blank password field and an area containing alphabetic, numeric, and special password characters with a movable highlight box.




Figure 4.15 Enter Password Screen

Enter the password by pressing the navigation pushbuttons to move the highlight box through the alphanumeric field. When at the desired character, press **ENT**. The relay enters the selected character in the password field and moves the dark box cursor one space to the right. You can backspace at any time by highlighting the BACKSPACE character and then pressing **ENT**. When finished, enter the password by highlighting the ACCEPT option and then pressing **ENT**.

If you entered a valid password for an access level greater than or equal to the required access level, the relay authorizes front-panel access to the combination of access levels (new level and all lower levels) for which the password is valid. The relay replaces the password screen with the menu screen that was active before the password validation routine. When you enter Access Levels B, P, A, O, and 2, the Relay Word bit SALARM pulses for one second.

If you did not enter a valid password, the relay displays the error screen shown in *Figure 4.16*. Entering a valid password for an access level below the required access level also causes the relay to generate the error screen. In both password failure cases, the relay does not change the front-panel access level (it does not reset to Access Level 1 if at a higher access level). The relay displays the PASSWORD INVALID screen for five seconds. If you do not want to wait for the relay to remove the message, press any of the six navigational pushbuttons during the five-second error message to return to the previous screen in which you were working.



Figure 4.16 Invalid Password Screen

If three failed login attempts occur within a 1-minute interval, the relay disables login attempts for 30 seconds and pulses the SALARM and BADPASS Relay Word bits for 1 second. If the user tries to login within the 30 seconds, the error message in *Figure 4.17* displays for 4 to 6 seconds. Pressing the navigation buttons while this message is displayed removes the error message sooner but the password entry remains disabled for the original 30 seconds.



Figure 4.17 Password Lockout Screen

Main Menu

The MAIN MENU is the starting point for all other front-panel menus. A representative relay MAIN MENU is shown in *Figure 4.18*. When the front-panel LCD is in the ROTATING DISPLAY, press the **ENT** pushbutton to show the MAIN MENU.



Figure 4.18 MAIN MENU

Meter

The relay displays metering screens on the LCD. Highlight METER and press **ENT** on the MAIN MENU screen to select these screens. The metering screens available are relay-specific and are described in each relay-specific instruction manuals.

Events

The relay front panel features summary event reporting, which simplifies post-fault analysis. These summary event reports include all trip events, event and data capture triggering (via the ER SELOGIC control equation), and manual triggers. The relay displays event reports based on the Relay Word bit elements in the ER (event report trigger) SELOGIC control equation. See *Event Report on page 9.13* for more information on event reports.

The front-panel event buffer size is 100 summaries. The relay numbers summary events in order from 10000 through 42767 and displays the most recent summaries on the LCD.

You can view summary event reports from the relay front-panel display by selecting EVENTS from the MAIN MENU. The relay presents the Events Menu as shown in *Figure 4.19*. Select Event Summary from the Events Menu to view event summary data. *Figure 4.20* shows sample Event Summary screens for a phase-to-phase-to-ground fault. Use the **Right Arrow** and **Left Arrow** pushbuttons to show each of the summary screens for the event. Event reports can also be viewed via a front-panel automatic message (see *Front-Panel Automatic Messages on page 4.32*) or programmable front-panel operator control pushbutton (see *Front-Panel Operator Control Pushbuttons on page 4.35*).



Figure 4.19 Events Menu Screen

The horizontal scroll bar indicates that you can view other event 10002 screens. Use the **Up Arrow** and **Down Arrow** pushbuttons to move among the events in the summary buffer. Press **ESC** to return to the Events Menu and **ESC** again to return to the MAIN MENU.




Figure 4.20 Example EVENT SUMMARY Screens

SER

The Sequential Events Recorder (SER) records state changes of user-programmable Relay Word bits. State changes are time-tagged for future analysis of relay operations during an event. See *Sequential Events Recorder (SER) on page 9.27* for more information on SER events. To view SER events from the front panel, select EVENTS from the MAIN MENU and SER Events from the Events Menu as

shown in *Figure 4.19*. SER events are also viewable using programmable front-panel operator control pushbuttons; see *Front-Panel Operator Control Pushbuttons on page 4.35*.

Figure 4.21 illustrates the SER Events display screen. Data reported in this screen for each event are the SER Point Alias Name, Asserted or Deasserted state, and the Date and Time of the event. When in the `SER Events` screen, three SER records are displayed on one screen. Using the navigation pushbuttons, the most recent 200 SER events are viewable on the front-panel display. The top event is the most recent event, and the bottom event is the oldest. The upper right of the screen displays the sequential indexes of the SER events currently being viewed. If a new event occurs while viewing the SER events, the display does not update with the new event automatically. To include the new SER event in the display, exit the SER screen by pressing **ESC** and re-enter the `SER Events` screen by pressing **ENT** with the `SER Events` selection highlighted. This rebuilds the `SER Events` display and contains the latest SER events triggered.




Figure 4.21 SER Events Screen

If no SER events are available, the message shown in *Figure 4.22* is displayed.



Figure 4.22 No SER Events Screen

While viewing the SER events, front-panel pushbuttons provide navigation and control functions as indicated in *Table 4.6*.

Table 4.6 Front-Panel Pushbutton Functions While Viewing SER Events

Pushbutton	Description
Up Arrow, **Down Arrow**	Navigates one screen at a time up or down. Each screen contains three SER events. Accelerated scrolling is obtained when the pushbutton remains pressed (see accelerated scrolling behavior below).
Left Arrow, **Right Arrow**	Navigates between SER events to allow adjacent SER events to be displayed on one screen. For example, if events 1, 2, and 3 are displayed, press the **Right Arrow** once to display events 2, 3, and 4 in the same screen. No accelerated scrolling is provided with the **Left Arrow** and **Right Arrow** pushbuttons.
ESC	Returns to the `Events Menu`
ENT	Does nothing

Hold down either the **Up Arrow** or **Down Arrow** to achieve accelerated scrolling. Holding down the **Up Arrow** or **Down Arrow** navigates one screen at a time for the first five screens, and then increases to five screens at a time if the button remains pressed. Accelerated scrolling stops at the newest or oldest SER event record available, depending on the direction of the scrolling.

When the upper limit of the SER events is reached, press the **Down Arrow** one more time and the report will wrap around to display the screen containing the first SER event. Similarly, when the lower limit of the SER events is reached, press the **Up Arrow** one more time and the report will wrap around to display the screen containing the last SER event.

By default, three SER events are shown per screen. You can change this to five per screen by setting SER_PP to Y. This will cause the element name and state information to be shown on the same line, with the element name truncated to ten characters and the state truncated to eight characters.

Breaker Monitor

Some SEL-400 series relays feature an advanced circuit breaker monitor. Select BREAKER MONITOR from the MAIN MENU to view circuit breaker monitor alarm data on the front-panel display. See the relay-specific instruction manual for the supported options and example screens.

Relay Elements (Relay Word Bits)

You can view the RELAY ELEMENTS screen to check the state of the Relay Word bits in the relay. The relay has two unique manual-scrolling features for viewing these elements:

- Accelerated navigation
- Search

These Relay Word bit scrolling features make selecting elements from among the many relay targets easy and efficient. *Figure 4.23* shows an example of the RELAY ELEMENTS screen. If an alias exists for an element, the alias name is displayed instead of the element name. An asterisk character (*—shown in *Figure 4.23*) indicates that this Relay Word bit position is reserved for future use.




Figure 4.23 RELAY ELEMENTS Screen

When you move item by item through the Relay Word bit table, pressing the **Up Arrow** or **Down Arrow** pushbuttons shows each previous or next screen in turn.

Accelerated navigation occurs when you press and hold the **Up Arrow** or **Down Arrow** pushbuttons. Holding the **Up Arrow** or **Down Arrow** pushbuttons repeats the regular pushbutton action at two rows every second for the first ten rows. Continue pressing the **Up Arrow** or **Down Arrow** pushbutton to cause the relay screen

scrolling to accelerate to 20 rows per second. When you are scrolling up in accelerated scrolling, scrolling will stop at the first relay elements screen. When you are scrolling down, scrolling will stop at the last screen.




Figure 4.24 ELEMENT SEARCH Screen

Search mode allows you to find a specific relay target element quickly. *Figure 4.24* shows the menu screen that the relay displays when you select the SEARCH option of the RELAY ELEMENTS initial menu.

When you first enter this search menu, the block cursor is at the beginning of the element name field and the highlight box in the alphanumeric field is around the letter A. Use the navigation pushbuttons to move through the alphanumeric characters. If the highlight is on one of the characters, pressing **ENT** enters the character at the block cursor location in the element name field. Next, the block cursor moves automatically to the character placeholder to the right. If the block cursor was already at the first character position on the left, the block cursor remains at the end of the name field. To backspace the cursor in the element name field, move the highlight to BACKSPACE and press **ENT**. When you have finished entering an element name, move the highlight to ACCEPT and press **ENT**. At any time, pressing **ESC** returns the display to the RELAY ELEMENTS screen.

If the highlight is on ACCEPT, the relay finds the matching relay element when you press **ENT**. The relay first searches for alias names, seeking an exact match. If the relay does not find an exact alias name match, it searches for an exact primitive name match. If there is no exact primitive name match, the relay initiates a partial alias name string search, followed by a partial primitive name string search. If the relay finds no match, the screen displays an error message and stays in the ELEMENT SEARCH screen. If the relay finds a match, the screen displays the element row containing the matching element.

Local Control

The relay provides great flexibility in power system control through the LOCAL CONTROL menus. You can use the front-panel LOCAL CONTROL menus to perform these relay functions:

- Trip and close circuit breakers (password required)
- Assert, deassert, and pulse relay control outputs to command station control actions
- Test relay outputs (password required)

In the first LOCAL CONTROL submenu of *Figure 4.25*, you can choose BREAKER CONTROL, LOCAL BITS CONTROL, or OUTPUT TESTING. You must install the circuit breaker control enable jumper to enable circuit breaker control and output testing capability. The submenu will not display the --BREAKER CONTROL-- option and the --OUTPUT TESTING-- option if the breaker jumper is not installed. (The relay checks the status of the breaker jumper whenever you activate the front-panel set-

tings and at power-up.) If the breaker jumper is not installed, and there are no local bits enabled, the relay displays an information message when you attempt to enter LOCAL CONTROL and the screen returns to the MAIN MENU after a short delay.

Local bit names that you have programmed (see *Example 4.4*) appear in the local control bit names field between --BREAKER CONTROL-- and --OUTPUT TESTING--, as shown in *Figure 4.25*. Use the **Up Arrow** and **Down Arrow** pushbuttons to highlight the local control action you want to perform. Pressing **ENT** takes you to the specific LOCAL CONTROL screen.




Figure 4.25 LOCAL CONTROL Initial Menu

Breaker Control

The BREAKER CONTROL option presents a circuit breaker selection submenu if the relay is configured to control multiple breakers. Use the navigation pushbuttons and **ENT** to select the circuit breaker you want to control.

Figure 4.26 shows the BREAKER CONTROL submenu and sample circuit breaker control screens for BREAKER 1. Use the **Up Arrow** and **Down Arrow** pushbuttons to highlight the TRIP BREAKER 1 or CLOSE BREAKER 1 control actions.

When you highlight the trip option and press **ENT**, the relay displays the confirmation message OPEN COMMAND ISSUED and trips Circuit Breaker 1 (Relay Word bit OC1 pulses). The BREAKER 1 STATUS changes to OPEN.

When you highlight the close option and press **ENT**, the relay displays the confirmation message CLOSE COMMAND ISSUED and closes Circuit Breaker 1 (Relay Word bit CC1 pulses). The BREAKER 1 STATUS changes to CLOSED. (Be aware that not all SEL-451 relays support breaker close operations.)




Figure 4.26 Example BREAKER CONTROL Screens

Local Control Bits

The relay provides 32 local control bits with SELOGIC control equation supervision. These local bits replace substation control handles to perform switching functions such as bus transfer switching. The relay saves the states of the local bits in nonvolatile memory and restores the local bit states at relay power-up.

NOTE: The default settings for LB_SPnn are "1". The default settings satisfy the local bit supervision logic so that local bit operations can take place.

Local control bit supervision is available through a SELOGIC control equation provided in the Front Panel settings (LB_SP*nn*). For local bit operations to take place, the corresponding LB_SP*nn* must be asserted. *Table 4.8* defines the local bit SELOGIC settings available in the Front Panel settings class. *Figure 4.28* illustrates the logic that supervises all local bit operations (Set, Clear, Pulse).

NOTE: The default settings for LB_DP*nn* are LB*nn*. The default settings cause the local bit switch to move to the corresponding state of the local bit (asserted = 1, deasserted = 0).

The SELOGIC control equation local bit status (LB_DP*nn*) is provided to return the status of a device that is being controlled by the local bit. The LB_DP*nn* Relay Word bit drives the state of the graphical switch on the display (i.e., with LB_DP*nn* deasserted, the switch points to 0).

Any unused local control bits default to the clear (logical 0) state. Also, any reconfigured local bit retains the existing bit state after you change the bit setting. Deleting a local bit sets that bit to the clear (logical 0) state.

In the top part of *Figure 4.27*, the following custom-labeled functions are those controlled by local control bit operation.

- Enable Bus Switching
- North Bus MOD
- South bus MOD
- Bus Tie Interlock
- Alternate Settings 3

In addition, *Figure 4.27* gives an example of a custom labeled function, Bus Tie Interlock. The LCD shows a graphic representation of a substation control handle. The LB_DP*nn* SELOGIC control equation determines the state of the switch position on the LCD. If the LB_DP*nn* Relay Word bit is deasserted, the graphic control handle points to 0; if the LB_DP*nn* Relay Word bit is asserted, the switch points to 1.

You can program names or aliases for the local bit clear and set states—these appear next to logical 0 and logical 1, respectively, in the lower portion of the sample Bus Tie Interlock screens of *Figure 4.27*. Use the **Up Arrow** and **Down Arrow** pushbuttons to highlight the set (1) or clear (0) control actions. Highlighting the set option (shown in *Figure 4.27* as `Closed (OK to TIE)`) and pressing **ENT** changes the local control bit and performs the required control action. If the LB_DP*nn* Relay Word bit asserts, the graphical switch moves to 1 to indicate the asserted local bit status.




Figure 4.27 LOCAL CONTROL Example Menus

To enable a local bit, enter the local bit settings in *Table 4.7*. The format for entering the local bit data is the comma-delimited string:

local bit,control function name,alias for the set state,alias for the clear state,pulse enable

Names or aliases can contain any printable ASCII character except double quotation marks. Use double quotation marks to enclose the name or alias. See *Example 4.4* for particular information on enabling a local control bit.

Table 4.7 Local Bit Control Settings[a]

Description	Range	Default
Local Bit *n*	1–32	1
Local Bit *n* Name	20-character maximum ASCII string	(blank)
Local Bit *n* Set Alias (1 state)	20-character maximum ASCII string	(blank)
Local Bit *n* Clear Alias (0 state)	20-character maximum ASCII string	(blank)
Pulse Local Bit *n*	Y, N	N

[a] *n* = 1–32.

The pulse state enable setting at the end of the setting string is optional. If your application requires a pulsed or momentary output, you can activate an output pulse by setting the option at the end of the local bit command string to Y (for Yes). The default for the pulse state is N (for No); if you do not specify Y, the local bit defaults at N and gives a continuous set or clear switch level.

If you enter an invalid setting, the relay displays an error message prompting you to correct your input. If you do not enter a valid local bit number, the relay displays A local bit element must be entered. If you enter a local bit number and that local bit is already in use, the relay displays The local bit element is already in use. Likewise, if you do not enter valid local bit name, set alias, and clear alias, the relay returns an error message. If an alias is too long, the relay displays the message `Too many characters`.


Table 4.8 Local Bit SELOGIC[a]

Description	Range	Default
Local Bit Supervision *n*	SELOGIC Control Equation, NA	1
Local Bit Status Display *n*	SELOGIC Control Equation, NA	LB*n*

[a] *n* = 1–32, and only available if the corresponding local bit is defined.

The Local Bit Supervision SELOGIC control equation provides supervision of Local Bit Set, Clear, and Pulse operations.

The Local Bit Status Display SELOGIC control equation returns the status of the local bit switch state.



*SELOGIC Control Equation

Figure 4.28 Local Bit Supervision Logic

Example 4.4 Enabling Local Bit Control

This application example demonstrates a method to create one of the control points in the LOCAL CONTROL screens of *Figure 4.27* to control the interlock on a power bus tie circuit breaker. Perform the following actions to create a local control bit:

- Eliminate previous usage of the local bit and condition the state of the local bit
- Set the local bit
- Assign the local bit to a relay output

If you are using a previously used local bit, delete all references to the local bit from the SELOGIC control equations already programmed in the relay. A good safety practice would be to disconnect any relay output that was programmed to that local bit.

To change the local bit state, select the bit and set it to the state you want. In addition, you can delete the local bit, which changes the state of this local bit to logical 0 when you save the settings. To delete, use the front-panel settings. When using a communications port and terminal, use the text-edit mode line setting editing commands at the Local Bits and Aliases prompt to go to the line that lists Local Bit 9. (See *Text-Edit Mode Line Editing on page 3.22* for information on text-edit mode line editing.) To delete Local Bit 9, type **DELETE <Enter>** after the line that displays Local Bit 9 information. For example, if a previously programmed Local Bit 9 appears in the **SET F** line numbered listings on Line 1, then typing **DELETE <Enter>** at Line 1 deletes Local Bit 9.

Next, set the local bit. In the Front Panel settings (SET F), enter the following:

1: **LB09,"Bus Tie Interlock","Closed (OK to TIE)","Open (No TIE)",N**

This sets Local Bit 9 to "Bus Tie Interlock" with the set state as "Closed (OK to TIE)" and the clear state as "Open (No TIE)."

Assign the local bit to a relay output. In the Output settings (**SET O**), set the SELOGIC control equation, OUT201, to respond to Local Bit 9.

OUT201 := **LB09**

Use the appropriate interface hardware to connect the circuit breaker interlock to OUT201.

Output Testing

NOTE: The circuit breaker control enable jumper BREAKER must be installed to perform output testing.

You can check for proper operation of the relay control outputs by using the OUTPUT TESTING submenu of the LOCAL CONTROL menu. A menu screen similar to *Figure 4.29* displays a list of the control outputs available in your relay configuration.




Figure 4.29 OUTPUT TESTING Screen

Set/Show

You can use the SET/SHOW menus to examine or modify relay port settings, Global settings, active group settings, and date/time. See *Table 4.9* for a list of settings classes and settings that you can change from the front panel.

Table 4.9 Settings Available From the Front Panel

Class/Setting	Description
PORT	Relay communications port settings
GLOBAL	Global relay settings
GROUP	Relay group settings
ACTIVE GROUP	Active settings group number 1–6
DATE/TIME	Date and time settings

Figure 4.30 shows an example of entering the SEL-451 setting CTRW (Terminal W CT ratio) from the front panel. At the MAIN MENU, select the SET/SHOW item and press **ENT**. The LCD screen displays the SET/SHOW screen as shown in *Figure 4.30*. You can use the navigation pushbuttons to select the relay settings class (PORT, GROUP, and GLOBAL) or to change the ACTIVE GROUP or the DATE/TIME. For this example, select the GROUP class.

Next, select the particular instance of the settings class. For the PORT settings class, the instances are PORT 1, PORT 2, PORT 3, PORT F, and PORT 5. For the GROUP class, the instances are the numbered groups from 1 through 6 and M, the breaker monitor (see the GROUP screen in *Figure 4.30*). The class GLOBAL, the setting ACTIVE GROUP = n (where *n* is a number from 1 to 6), and the settings for DATE/TIME have no settings instance screens. In the GROUP screen, move the highlight box to 3 and press **ENT**.

Proceed to selecting the settings category. The GROUP submenu in *Figure 4.30* is an example of settings Group 3 categories. Once you have highlighted the settings category, pressing **ENT** causes the relay to display the particular settings in that category. The LINE CONFIGURATION screen in *Figure 4.30* shows the settings that you can set in the line configuration settings category.

To edit or examine a setting, use the **Up Arrow** and **Down Arrow** pushbuttons to highlight that setting, then press **ENT**. The relay displays a settings entry screen with the existing setting value (see the SET CTRW screen in *Figure 4.30*). If the prompt for the selected setting does not fit on the line, the relay scrolls the setting prompt across the screen.

Enter the setting name by using a method similar to the method described in *Relay Elements (Relay Word Bits) on page 4.19*. Place characters in the element name field (with the block cursor) by using the navigation pushbuttons.

For the SEL-411L, SEL-421, SEL-451, and SEL-487E, if you are setting an element that supports combinations, and the number of possible combinations is small, the relay displays the possible combinations allowed for the setting that you can select. If there is a high number of possible combinations for a setting, a window of selectable ASCII characters displays (see the **Character or String or SELogic control equations** display in *Figure 4.31*), and you will need to input the necessary combination by using the ASCII character display.

If the data you entered are valid (within settings range checks), the front-panel display returns to the settings category screen that shows each setting and corresponding present value (see the LINE CONFIGURATION screen of *Figure 4.30*). If

the data you entered are invalid, the relay displays an error message screen, then returns to the particular settings entry screen so you can attempt a valid settings entry (see the CTRW screen of *Figure 4.30*).

When finished entering the new settings data, press **ESC**. The relay prompts you with a Save Settings screen. Using the navigation pushbuttons, answer YES to make the settings change(s), or NO to abort the settings change(s).




Figure 4.30 Example SET/SHOW Screens

The relay displays different settings entry screens depending on the settings type. For the CTRW setting in *Figure 4.30*, the relay requires basic alphanumeric input. Other settings can have other data input requirements. The front-panel settings input data types are the following:

- Basic alphanumeric
- Character or string or SELOGIC control equations
- Setting options

For alphanumeric settings, the relay presents the character or string input screen. Some settings have specific options; use the setting options screens to select these options. *Figure 4.31* shows examples of the settings input screens.




Figure 4.31 Sample Settings Input Screens

Active Group

Perform the following steps to change the active setting group:

Step 1. Select the ACTIVE GROUP option of the SET/SHOW submenu screen (shown in *Figure 4.30*) to change the settings group.

The relay performs a password validation test at this point to confirm that you have Breaker Access Level authorization or above.

Step 2. If access is allowed, and all the results of SELOGIC control equations SS1–SS6 are not logical 1 (asserted), then the relay displays the EDIT ACTIVE GROUP screen in *Figure 4.32*

The relay shows the active group and underlines the group number after NEW GROUP =.

Step 3. Use the **Up Arrow** and **Down Arrow** pushbuttons to increase or decrease the NEW GROUP number.

Step 4. Once you have selected the new active group, press **ENT** to change the relay settings to this new settings group.




Figure 4.32 Changing the ACTIVE GROUP

Date/Time

Another submenu item of the SET/SHOW first screen (*Figure 4.30*) is the DATE/TIME screen shown in *Figure 4.33*. By default, the relay generates date and time information internally; you can also use external high-accuracy time modes with time sources such as a GPS receiver.

Figure 4.33 shows the relay date/time screen when a high-accuracy source is in use. Possible time sources, qqqqq, are listed in *Table 11.5 on page 11.8*. If you use a high-accuracy time source, edits are disabled, the DATE/TIME display does not show the highlight, and the screen does not show the help message on the bottom line.




Figure 4.33 DATE/TIME Screen

When no external time source is connected, you can use the front-panel DATE and TIME entry screens to set the date and time.

Figure 4.34 shows an example of these edit screens. Use the **Left Arrow** and **Right Arrow** navigation pushbuttons to move the underscore cursor; use the **Up Arrow** and **Down Arrow** navigation pushbuttons to increment or decrement each date and time digit as appropriate to set the date and time. For a description of the LAST UPDATE SOURCE field, see *Configuring Timekeeping on page 3.76*.




Figure 4.34 Edit DATE and Edit TIME Screens

To enable a high-accuracy external time source, connect an IRIG-B or Precision Time Protocol (PTP) clock to the relay. For a discussion of the timing modes in the relay see *Section 11: Time and Date Management*.

Relay Status

The relay performs continuous hardware and software self-checking. If any vital system in the relay approaches a failure condition, the relay issues a status warning. If the relay detects a failure, the relay displays the status failure RELAY STATUS screen immediately on the LCD.

For both warning and failure conditions, the relay shows the error message for the system or function that caused the warning or failure condition. You can access the RELAY STATUS screen via the MAIN MENU. The RELAY STATUS screen shows the firmware identification number (FID), serial number, whether the relay is enabled, and any status warnings.

Figure 4.35 shows examples of a normal RELAY STATUS screen, a status warning RELAY STATUS screen, and a status failure RELAY STATUS screen. For more information on status warning and status failure messages, see *Relay Self-Tests on page 10.24*.




Figure 4.35 Relay STATUS Screens

View Configuration

You can use the front panel to view detailed information about the configuration of the firmware and hardware components in the relay. In the MAIN MENU, highlight the VIEW CONFIGURATION option by using the navigation pushbuttons. A series of screens will be presented describing the relay configuration. See the relay-specific instruction manual to see the specific information provided in that relay.

Display Test

You can use the DISPLAY TEST option of the MAIN MENU to confirm operation of all of the LCD pixels. The LCD screen alternates the on/off state of the display pixels once every time you press **ENT**. *Figure 4.36* shows the resulting two screens. The DISPLAY TEST option also illuminates all of the front-panel LEDs. To exit the test mode, press **ESC**.

NOTE: The LCD DISPLAY TEST does NOT reset the front-panel LED targets.




Figure 4.36 DISPLAY TEST Screens

Reset Access Level

The relay uses various passwords to control access to front-panel functions. As you progress through these menus, the relay detects the existing password level and prompts you for valid passwords before allowing you access to levels greater than Access Level 1 (see *Password on page 4.15*). When you want to return the front-panel to the lowest access level (Access Level 1), highlight RESET ACCESS LEVEL item on the MAIN MENU. Pressing **ENT** momentarily displays the screen of *Figure 4.37* and places the front panel at Access Level 1.

The relay automatically resets the access level to Access Level 1 upon front-panel time-out (setting FP_TO is not set to OFF). Use this feature to reduce the front-panel access level before the time-out occurs.



Figure 4.37 RESET ACCESS LEVEL Screen

One-Line Diagram

Most SEL-400 series relays support one-line diagrams on the front-panel LCD. The ONE-LINE DIAGRAM option from the front-panel MAIN MENU displays the one-line diagram that has been selected in the Bay settings class. From this screen, disconnect switch open and close operations, as well as breaker open and close operations can be performed. This screen also displays labels for the different apparatus in the bay configuration and Analog Quantity metering values. The one-line diagram, display labels, and Analog Quantities are settable in the Bay class settings. See *Figure 4.38* for an illustration of the one-line diagram.

For navigation and control operations in the one-line diagram screen, see *Bay Control Front-Panel Operations on page 5.12*.




Figure 4.38 One-Line Diagram Screen

Front-Panel Automatic Messages

The relay automatically displays alert messages. Any message generated because of an alert condition takes precedence over the normal ROTATING DISPLAY and the MAIN MENU. Alert conditions include these significant events:

- Alarm Point asserts
- Event reports and trips (user-defined)
- Status warnings
- Status failures

To display event reports automatically from the ROTATING DISPLAY, you must set front-panel setting DISP_ER to Y. Front-panel setting TYPE_ER allows the user to define which types of event reports will be automatically displayed from the normal ROTATING DISPLAY; ALL will display all event types defined in the relay, and TRIP will display only the event types that include the assertion of the TRIP Relay Word bit.

For alarm point assertions, qualified event reports (including trip events) and status warnings, the relay displays the corresponding full-screen automatic message, only if the front-panel display is in the time-out or standby condition (the relay is scrolling through the default display points/enabled metering screens of the ROTATING DISPLAY or is displaying the MAIN MENU). When a status warning, alarm, or event is triggered, the relay full-screen presentation is similar to the screens of *Figure 4.39*.




Figure 4.39 Sample Status Warning and Trip EVENT SUMMARY Screens

If you are on site using the relay front panel in menus and screens other than the MAIN MENU and a status warning occurs, an alarm point asserts, or an event report triggers, the relay shows automatic messages at the bottom of the active screen in the message area.

For example, the message area shows RELAY STATUS WARNING for a status warning. *Figure 4.40* is an example of a status warning notification that appears in the message area of a LOCAL CONTROL (local bit) screen. If an alarm point asserts while you are using a front-panel screen, the message area notification reads: ALARM EVENT. If a trip event occurs while you are using a front-panel screen, the message area notification reads RELAY EVENT. When you repeatedly press **ESC** (as if returning to the MAIN MENU) during this warning or trip alert situation, the relay displays the corresponding full-screen automatic message concerning the warning or trip in place of the MAIN MENU. If the front-panel display is at the MAIN MENU and a status warning occurs, the full-screen warning replaces the MAIN MENU. After you view the warning, alarm, or trip screen, pressing **ESC** returns the LCD to the MAIN MENU.




Figure 4.40 Sample Status Warning in the LCD Message Area

For a status failure, the relay immediately displays the full-screen status alert regardless of the present front-panel operating state. The relay displays no further LCD screens until the status failure clears. Should an unlikely status failure event occur, contact your local Technical Service Center or an SEL factory representative (see *Technical Support on page 10.41*).

Operation and Target LEDs

The relay gives you at-a-glance confirmation of relay conditions via operation and target LEDs. These LEDs are located in the middle of the relay front panel. SEL-400 series relays provide either 16 or 24 LEDs depending on ordering option.

You can reprogram all of these indicators except the **ENABLED** and **TRIP** LEDs to reflect other operating conditions than the factory-default programming described in this section. Settings T*n*_LED are SELOGIC control equations that, when asserted during a relay trip event, light the corresponding LED (*n* = 1–24). LED positions are described in parentheses next to each LED in *Figure 4.41*.

Set T*n*LEDL := Y to latch the LEDs during trip events; when you set T*n*LEDL := N, the trip latch supervision has no effect and the LED follows the state of the T*n*_LED SELOGIC control equation. The relay reports these targets in event reports; set the alias name listed in the report (as many as seven characters) by aliasing the T*n*_LED bits with the **SET T** command or with QuickSet. In 12-pushbutton models, the asserted and deasserted colors for the LED are determined with settings T*n*LEDC. Options include red, green, amber, or off. In some SEL-400 series relays, if T*n*LEDL = Y, the relay latches the target on the rising edge of the target bit. In these relays, to cause the bits to latch with trip, modify the equation to include AND R_TRIG TRIP. Refer to the *Target LEDs* section in the relay-specific *Front-Panel Operations* section to determine if the LED latches with the rising edge of TRIP or on the rising edge of T*n*_LED.

After setting the target LEDs, issue the **TAR R** command to reset the target LEDs. For a description of the default LED behavior for a specific relay, see the *Front Panel Operations* section in the relay-specific instruction manual.

Use the slide-in labels to mark the LEDs with custom names. Configurable label templates included on the SEL-400 Series Product Literature DVD allow you to customize the front-panel labels.




Figure 4.41 SEL-451 Factory-Default Front-Panel Target Areas (16 or 24 LEDs)

Operational

The **ENABLED** LED indicates that the relay is active. Trip events illuminate the **TRIP** LED. The prominent location of the **TRIP** LED in the top target area helps you recognize a trip event quickly. Program settings EN_LEDC and TR_LEDC to determine the color of the respective LED. Options include red or green.

TARGET RESET and Lamp Test

For a trip event, the relay latches the trip-involved target LEDs. Press the **TARGET RESET** pushbutton to reset the latched target LEDs. When a new trip event occurs and you have not reset the previously latched trip targets, the relay clears the latched targets and displays the new trip targets.

Pressing the **TARGET RESET** pushbutton illuminates all the LEDs. Upon releasing the **TARGET RESET** pushbutton, two possible trip situations can exist: the conditions that caused the relay to trip have cleared, or the trip conditions remain present at the relay inputs. If the trip conditions have cleared, the latched target LEDs turn off. If the trip event conditions remain, the relay re-illuminates the corresponding target LEDs. The **TARGET RESET** pushbutton also removes the trip automatic message displayed on the LCD menu screens if the trip conditions have cleared.

Lamp Test Function With TARGET RESET

The **TARGET RESET** pushbutton also provides a front-panel lamp test. Pressing **TARGET RESET** illuminates all the front-panel LEDs, and these LEDs remain illuminated for as long as you press **TARGET RESET**. The target LEDs return to a normal operational state after you release the **TARGET RESET** pushbutton.

Other Target Reset Options

You can reset the target LEDs with the ASCII command **TAR R**; see *TARGET on page 14.61* for more information.

The **TAR R** command and the **TARGET RESET** pushbutton also control the TRGTR Relay Word bit, which can be used for other functions. TRGTR is the factory-default setting for the unlatch trip SELOGIC control equation, ULTR, in group settings.

You can reset the targets from the QuickSet **Control** branch of the HMI tree view. Programming specific conditions in the SELOGIC control equation RST-TRGT is another method to reset the relay targets. Access RSTTRGT in the relay Global settings (**Data Reset Control**); to use RSTTRGT, you must enable data reset control with Global setting EDRSTC := Y.

Front-Panel Operator Control Pushbuttons

The relay front panel features large operator control pushbuttons coupled with amber annunciator LEDs for local control. *Figure 4.42* shows this region of the relay front panel with example factory-default configurable front-panel label text. SEL-400 series relays provide either 8 or 12 pushbuttons depending on the product and ordering option.




Figure 4.42 SEL-451 Default Operator Control Pushbuttons and LEDs (8 or 12 Pushbuttons)

See *Section 4: Front-Panel Operations* of the product-specific instruction manual for a description of the default configuration of operator control pushbuttons and LEDs.

This page intentionally left blank

SECTION 5

Control

SEL-400 series relays provide many control features, including circuit breaker controls, disconnect controls, remote bit controls, and bay control. This section describes these control capabilities.

- *Circuit Breaker Status and Control on page 5.1*
- *Disconnect Logic on page 5.2*
- *Remote Bits on page 5.12*
- *Bay Control Front-Panel Operations on page 5.12*
- *Bay Control Screens on page 5.29*
- *Customizable Screens on page 5.36*
- *Bay Control Example Application on page 5.37*

NOTE: The functionality of extending control pulses in automation logic applies to the SEL-487E-3, -4. Other SEL-400 series relays only have this functionality in remote bits.

See the specific relay instruction manuals to see how many breakers, disconnects, and remote bits are available and to determine whether or not bay control is supported.

To provide reliable detection of pulsed control bits that assert for one protection logic processing interval within automation logic, conditioning is applied to the control bit to extend the momentary assertion through the automation processing interval. This conditioning ensures the reliable detection of control bit (OC*n*, CC*n*, 89OC*m*, 89CC*m*, 89OCM*m*, 89CCM*m*, and RB01–RB32) assertion in automation logic (where *n* and *m* are product-specific designations). Control bits that assert and deassert multiple times within the same automation logic processing interval will be processed as asserting continuously for the entire automation logic processing interval.

Circuit Breaker Status and Control

SEL-400 series relays include circuit breaker status logic for all supported circuit breakers. The circuit breaker status logic uses the 52A_*k* setting (SELOGIC control equation) and open-phase detection logic to determine the state of Circuit Breaker *k*, and declare Circuit Breaker *k* alarm conditions. See *Section 5: Protection* of the product-specific instruction manual for a description of circuit breaker status logic Relay Word bits and circuit breaker status logic diagrams.

SEL-400 series relays support opening and closing breakers. These operations can be controlled via the terminal commands **OPEN** and **CLOSE**, the binary terminal Fast Operate messages, various supported communications protocols, the front-panel menus, and through the bay control one-line screens. These controls operate the open control (OC*k*) and close control (CC*k*) bits. These bits are used in the relay trip and close logic to integrate these external controls with the relay automatic trip and close behavior. See *Section 6: Protection Application Examples* in the product-specific instruction manual for more information on the trip and close logic.

Disconnect Logic

Disconnect Switch Close and Open Control Logic

NOTE: Disconnect logic is processed four times per power cycle for all products except the SEL-400G. The SEL-400G processes disconnect logic at a rate of 5 ms.

Figure 5.1 and *Figure 5.2* shows the Disconnect Logic that generates open and close output signals necessary to perform the open and close disconnect operations. Use the seal-in timers (89CST*m* and 89OST*m*) to monitor and control disconnect operations. All disconnect control methods (HMI, ASCII, SELOGIC control equations, and Fast Operate) drive the Close and Open Control Logic in the relay.




Figure 5.1 Disconnect Switch Close Logic




Figure 5.2 Disconnect Switch Open Logic

Disconnect Switch Close and Open Control Logic Status Inputs

89CLS*m*, 89OPE*m*

Disconnect Switch Close Logic (*Figure 5.1*) and Open Logic (*Figure 5.2*) generate Relay Word bits 89CLS*m* and 89OPE*m,* which drive the open and close operations. To ensure that an open and close disconnect signal cannot occur at the same time, 89CLS*m* and 89OPE*m* also block operation of the opposing logic. Therefore, Relay Word bit 89CLS*m* is an input to the Disconnect Open Logic, and Relay Word bit 89OPE*m* is an input to the Disconnect Close Logic.

89CBL*m*, 89OBL*m*

The 89CBL*m* and 89OBL*m* SELOGIC control equations provide an alternative customizable method for blocking the initiation of a disconnect switch open or close command, respectively.

89CRS*m*, 89ORS*m*

The 89CRS*m* and 89ORS*m* SELOGIC control equations provide the flexibility to select the signals that reset the close (89CLS*m*) or open (89OPE*m*) outputs. 89CRS*m* defaults to (89CL*m* OR 89CSI*m*), and 89ORS*m* defaults to (89OPN*m* OR 89OSI*m*).

89CSI*m*, 89OSI*m*

Set 89CST*m* and 89OST*m* to seal in the open and close signals for each individual installation. Relay Word bits 89CSI*m* and 89OSI*m* are the outputs of the close and open seal-in timers, and assert after the appropriate timers expire. By default, 89CSI*m* and 89OSI*m* are used in the 89CRS*m* and 89ORS*m* SELOGIC control equations to reset the close and open signals, 89CLS*m* and 89OPE*m*, that drive the disconnect switch motor.

89CL*m*, 89OPN*m*

The 89CL*m* and 89OPN*m* Relay Word bits report the state of the disconnect switches. If the disconnect switch is closed, Relay Word bit 89CL*m* is asserted; if the disconnect switch is open, Relay Word bit 89OPN*m* is asserted. See *Figure 5.3* for a description of these inputs. With the default settings, when Relay Word bit 89CL*m* asserts, the close seal-in circuit is blocked, causing 89CLS*m* to deassert. Likewise, with the default settings, when Relay Word bit 89OPN*m* asserts, the open seal-in circuit is blocked, causing 89OPE*m* to deassert.

89AL*m*

The disconnect switch status and alarm logic in *Figure 5.3* generates the 89ALm Relay Word bit. When Relay Word bit 89ALm asserts, it resets the seal-in circuits, deasserting the 89CLS*m*/89OPE*m* signals.

LOCAL

The LOCAL Relay Word bit asserts when LOCAL SELOGIC control equation asserts to a logical 1. When the LOCAL Relay Word bit asserts, only the HMI commands (89CCM*m* and 89OCM*m*), can initiate close and open operations. When the LOCAL Relay Word bit is deasserted, the 89CLOSE, 89OPEN, SELOGIC disconnect close/open, and Fast Operate disconnect close/open commands can perform disconnect close and open operations. The default value for this setting is NA.

Disconnect Switch Close and Open Control Logic Action Inputs

89CCN*m*, 89OCN*m*

89CCN*m* and 89OCN*m* SELOGIC control equations are for programmable close and open disconnect switch operations. The LOCAL Relay Word bit must be deasserted for the close or open SELOGIC equations to initiate a disconnect switch operation. Use care when using SELOGIC control equations for disconnect switch operations; this disconnect operate method is not supervised by the breaker jumper or appropriate relay access levels as is the case with other disconnect operation methods.

89CTL*m*

This SELOGIC control equation identifies Disconnect *m* as controllable (89CTL*m* := 1) or status-only (89CTL*m* := 0). When controllable, all control functionality is available for Disconnect *m*. When status-only, the disconnect is not selectable when navigating the one-line diagram from the relay front-panel HMI. For three-position disconnects, there is a 89CTL*m* setting for each disconnect position.

89CCM*m*, 89OCM*m*

89CCM*m* and 89OCM*m* Relay Word bits pulse for one-quarter cycle when close or open disconnect operations are initiated from the one-line diagram on the front-panel screen. If the LOCAL Relay Word bit is not asserted, then Relay Word bits 89CCM*m* or 89OCM*m* cannot assert.

89CC*m*, 89OC*m*

The **89CLOSE** command or Fast Operate disconnect close message, pulses Relay Word bit 89CC*m* for one-quarter cycle. The **89OPEN** command or Fast Operate disconnect open message, pulses Relay Word bit 89OC*m* for one-quarter cycle. The LOCAL Relay Word bit must be deasserted for a disconnect switch operation to be initiated by a Fast Operate message or **89CLOSE** and **89OPEN** commands.

Disconnect Seal-In Timer Settings

89CST*m*, 89OST*m*

89CST*m* and 89OST*m* settings are for defining the time required for the disconnect switch to complete a close or open operation.

Disconnect Switch Close and Open Control Logic Output

89CLS*m*, 89OPE*m*

The 89CLS*m* and 89OPE*m* Relay Word bits are used in SELOGIC output equations to perform close and open disconnect switch operations.

Disconnect Switch Close and Open Control Logic Processing

Figure 5.1 shows the Disconnect Switch Close Logic and *Figure 5.2* shows the Disconnect Switch Open Logic.

Some motor-operated disconnect switches have their own seal-in circuits to seal the closing and opening signals in. Other motor-operated disconnect switches, however, require external sealed-in circuits to maintain the closing and opening signals for the duration of the disconnect operation.

⚠CAUTION
The outputs in the relay are not designed to break the coil current in the disconnect motor. An auxiliary contact with adequate current interrupting capacity must clear the coil current in the disconnect motor before the output on the relay opens. Failure to observe this safeguard could result in damage to the relay output contacts.

With SELOGIC equations 89CRS*m* and 89ORS*m* set to the default settings (include Relay Word bits 89CSI*m* and 89OSI*m*), the open and close signals remain asserted for the time settings of the Close and Open Seal-In Timers, 89CST*m* and 89OST*m*.

If the 89OBL*m* SELOGIC control equation and the 89OPE*m* and the LOCAL Relay Word bits are deasserted, then any of the relay close disconnect operate methods can assert Relay Word bit 89CLS*m*, and initiate the Close Seal-In Timer, 89CST*m*. Enter Relay Word bit 89CLS*m* into a SELOGIC output equation to drive the motor of the disconnect.

Set the Close Seal-In Timer, 89CST*m*, long enough to keep Relay Word bit 89CLS*m* asserted long enough to complete the disconnect operation.

To account for slow operate times because of cold weather or low battery voltage, set the 89CST*m* time 10 to 15 percent longer than the expected operate time. This guarantees that the disconnect switch has fully operated before the 89CLS*m* signal is removed. When the 89CST*m* seal-in timer expires, 89CSI*m* asserts, or the disconnect switch normally open contact closes (89CL*m* asserted), the 89CLS*m* output deasserts. This completes an open-to-close cycle of the Disconnect Close Logic; the Disconnect Open Logic in *Figure 5.2* behaves in the same manner.

Disconnect switch status and alarm logic in *Figure 5.3* generates Relay Word bit 89AL*m*. When Relay Word bit 89ALm asserts, a disconnect alarm condition exists. The 89AL*m* Relay Word bit ensures that the close or open signal does not remain asserted when a disconnect switch alarm condition exists. When Relay Word bit 89AL*m* asserts or the seal-in timer expires, the 89CLS*m* or 89OPE*m* signals deassert.

When a close operation is inadvertently initiated with the disconnect switch already closed, and the 89CRS*m* SELOGIC control equation is set as defaulted (89CL*m* OR 89CSI*m*), the asserted 89CL*m* Relay Word bit (close status) will block the seal-in circuit before the timer expires. This will deassert the 89CLS*m* Relay Word bit, which drives the disconnect switch motor. In this way, 89CLS*m* asserts for only one processing interval.

If an open command was sent within the 89CSI*m* time, an open and close signal could be sent to the disconnect switch at the same time. The 89CLS*m* Relay Word bit input to the Disconnect Switch Open Logic guarantees that open and close commands are not transmitted to the disconnect switch simultaneously. When the 89CLS*m* Relay Word bit deasserts, an open command can be performed. The 89OBL*m* SELOGIC control equation provides an additional customizable method for blocking the initiation of a close command. The Relay Word bit 89OPE*m*, and 89CBL*m* inputs to the Disconnect Switch Close Logic serves the same purpose.

Disconnect Switch Status and Alarm Logic

The disconnect switch auxiliary contacts are inputs to the Disconnect Switch Status and Alarm Logic as shown in *Figure 5.3*. SELOGIC control equation 89AM*m* is the input for the normally open an auxiliary contact, and SELOGIC control equation 89BM*m* is the input for the normally closed Form B auxiliary contact. For the Status and Alarm Logic to function correctly, wire the Form A and Form

B contacts each to separate inputs on the relay. When ordering a relay, consider the number of inputs required for the disconnects being controlled. The number of auxiliary contacts for some systems may require that the relay be configured with additional I/O boards.

Disconnect operations are possible with only one auxiliary contact input, but with this implementation the Status and Alarm Logic will not provide accurate Alarm, Operation in Progress, or Bus-zone protection reporting. When only one auxiliary contact is available for input, set one SELOGIC control equation to the available auxiliary contact input and invert the other SELOGIC control equation:

89AM*m* := **IN102**

89BM*m* := **NOT IN102**




Figure 5.3 Disconnect Switch Status and Alarm Logic

Disconnect Switch Status and Alarm Logic Inputs

89AM*m*, 89BM*m*

The 89AM*m* and 89BM*m* SELOGIC control equations represent the normally open and normally closed disconnect switch auxiliary contacts. Typically, these are set to relay inputs that are wired to the auxiliary contacts.

89CIM*m*, 89OIM*m*

Input 89CIM*m* asserts for expiration of the close immobility timer, while input 89OIM*m* asserts for expiration of the open immobility timer. Timer expiration indicates one of two conditions. The first is that an open-to-close operation of the disconnect switch failed to move the switch enough to open the normally closed auxiliary contact 89BM*m*. The second is that a close-to-open operation of the disconnect switch failed to move the switch sufficiently to open the normally open auxiliary contact 89AM*m*.

Disconnect Switch Status and Alarm Logic Settings

89ALP*m*

This setting in the Bay settings class defines the disconnect switch alarm time.

Disconnect Switch Status and Alarm Logic Outputs

89AL*m*

If a disconnect switch operation initiated from the front panel does not complete, the 89ALP*m* timer expires and the 89AL*m* Relay Word bit asserts. Expiration of the 89ALP*m* timer indicates that an initiated disconnect operation failed to complete and the disconnect switch is in an undetermined state. In addition, the 89CST*m* or 89OST*m* timer also expires to deassert the output signal (89CLS*m* or 89OPE*m*), thus ensuring that there is not a constant signal applied to the disconnect.

89OIP*m*

When Relay Word bit 89OIP*m* asserts, a disconnect switch operation is in progress. Relay Word bit 89OIP asserts when the states of the 89BM*m* and 89AM*m* Relay Word bits are the same, i.e., both asserted or both deasserted.

89CLB*m*

This Relay Word bit is used for bus-zone protection and asserts when the disconnect is no longer open (89BM*m* deasserted).

89CL*m*

When Relay Word bit 89CL*m* asserts, the disconnect switch is closed.

89OPN*m*

When Relay Word bit 89OPN*m* asserts, the disconnect switch is open.

Disconnect Switch Status and Alarm Logic Processing

Figure 5.3 shows the Disconnect Switch Status and Alarm Logic. Inputs to this logic are the normally open (89AM*m*) and normally closed (89BM*m*) disconnect switch auxiliary contacts.

To understand the logic in *Figure 5.3*, consider an open-to-close operation. The first disconnect operation scenario looks at a successful open-to-close disconnect switch operation; a successful close-to-open operation is similar. In the open state, 89AM*m* is deasserted and 89BM*m* is asserted. Once a close command is initiated in the relay, the disconnect switch starts to move and 89BM*m* deasserts. When 89BM*m* deasserts, the 89ALP*m* pickup timer starts to time. With 89BM*m* deasserted, the state of the disconnect switch cannot be determined, because both disconnect switch auxiliary contacts are deasserted. Set the 89ALP*m* timer longer than the expected undetermined disconnect state time, but less than the 89CST*m* or 89OST*m* seal-in timers. If the 89ALP*m* timer expires, the 89AL*m* Relay Word bit asserts. Relay Word bit 89AL*m* asserts when the disconnect operation does not complete successfully. When the 89ALP*m* timer begins timing, the operation in progress, Relay Word bit 89OIP*m*, and Relay Word bit 89CLB*m* assert. The 89CLB*m* Relay Word bit is for bus-zone protection, this bit asserts when the 89BM*m* input deasserts.

During the disconnect switch operation-in-progress condition, Relay Word bits 89CL*m* and 89OPN*m* are both deasserted because the state of the disconnect switch is undetermined. Once the disconnect switch auxiliary contact Relay Word bit 89AM*m* asserts, the condition has been met to declare the disconnect switch closed. When 89AM*m* asserts, the 89CL*m* Relay Word bit asserts,

89ALP*m* stops timing, Relay Word bit 89OIP*m* deasserts, and Relay Word bit 89CLB*m* remains asserted. This sequence completes a successful open-to-close disconnect switch operation.

The second disconnect operation scenario is for an unsuccessful open-to-close operation, which, until 89ALP*m* starts timing, is identical to the successful operation in the previously discussed first scenario.

During operation of the 89ALP*m* timer, the disconnect switch begins moving. The close disconnect switch output signal 89CLS*m* clears upon expiration of the 89CST*m* seal-in timer. The logic then provides the disconnect switch additional time to complete the close operation, in case some inertia from the motor rotor keeps the disconnect motor in motion. By setting the 89ALP*m* timer longer than the 89CST*m* seal-in timer, you can ensure retention of the close signal until the disconnect switch closes completely. If there is no complete disconnect switch operation during the time 89ALP*m* defines, the relay asserts Relay Word bit 89AL*m* and reports that the disconnect switch is in an undetermined state.

The scenario in which both 89AM*m* and 89BM*m* are asserted simultaneously would occur on a rare disconnect switch failure or a short-circuited auxiliary contact wire connection. When this condition occurs for 89ALP*m* seconds, the 89AL*m* alarm status output will assert.

Disconnect Switch Close and Open Immobility Timer Logic

The Close and Open Immobility Timer Logic detects when a disconnect operation failed to initiate.




Figure 5.4 Close Immobility Timer Logic




Figure 5.5 Open Immobility Timer Logic

Close and Open Immobility Timer Logic Inputs

LOCAL

The LOCAL Relay Word bit supervises local disconnect control and is based on the LOCAL SELOGIC control equation in the Bay settings class. Disconnect switch operations from the front panel are possible when the LOCAL Relay Word bit is asserted, in other words, the LOCAL Relay Word bit prevents control from the HMI without proper supervision.

89CBL*m*, 89OBL*m*

The 89CBL*m* and 89OBL*m* SELOGIC control equations provide an alternative customizable method for blocking the initiation of a disconnect switch open or close command, respectively.

89CIR*m*, 89OIR*m*

The 89CIR*m* and 89OIR*m* SELOGIC control equations provide the flexibility to customize resetting the Close and Open Immobility Timers. By default, 89CIR*m* is set to NOT 89OPN*m*, and 89OIR*m* is set to NOT 89CL*m*.

89CL*m*, 89OPN*m*

The 89CL*m* and 89OPN*m* Relay Word bits report the state of the disconnect switches. If the disconnect switch is closed, Relay Word bit 89CL*m* is asserted; if the disconnect switch is open, Relay Word bit 89OPN*m* is asserted. See *Figure 5.3* for a description of these inputs.

Disconnect Switch Close and Open Control Logic Action Inputs

89CCN*m*, 89OCN*m*

89CCN*m* and 89OCN*m* SELOGIC control equations are for programmable close and open disconnect switch operations. The LOCAL Relay Word bit must be deasserted for the SELOGIC close or open to initiate a disconnect switch operation. Use care when using SELOGIC control equations for disconnect switch operations; this disconnect operate method is not supervised by the breaker jumper or appropriate relay access levels as is the case with other disconnect operation methods.

89CTL*m*

This SELOGIC control equation identifies Disconnect *m* as controllable (89CTL*m* := 1) or status-only (89CTL*m* := 0). When controllable, all control functionality is available for Disconnect *m*. When status-only, the disconnect is not selectable when navigating the one-line diagram from the relay front-panel HMI. For three-position disconnects, there is a 89CTL*m* setting for each disconnect position.

89CCM*m*, 89OCM*m*

89CCM*m* and 89OCM*m* Relay Word bits pulse for one-quarter cycle when close or open disconnect operations are executed from the one-line diagram on the front-panel screen. The LOCAL Relay Word bit must be asserted, for Relay Word bits 89CCM*m* or 89OCM*m* to assert.

89CC*m*, 89OC*m*

The **89CLOSE** command or Fast Operate disconnect close message, pulses Relay Word bit 89CC*m* for one-quarter cycle. The **89OPEN** command or Fast Operate disconnect open message, pulses Relay Word bit 89OC*m* for one-quarter cycle. The LOCAL Relay Word bit must be deasserted for a disconnect switch operation to be initiated by a Fast Operate message or **89CLOSE** and **89OPEN** commands.

Disconnect Switch Close and Open Immobility Timer Logic Settings

89CIT*m*, 89OIT*m*

89CIT*m* and 89OIT*m* timer settings in the Bay settings class define the close and open immobility timers.

Disconnect Switch Close and Open Immobility Timer Logic Outputs

89CIM*m*, 89OIM*m*

When 89CIM*m* or 89OIM*m* asserts, the close or open immobility timer has expired.

Disconnect Switch Close and Open Immobility Timer Logic Processing

The Close and the Open Immobility Timer Logic detect when one of the close or open disconnect switch methods does not initiate successfully. In other words, it reports when the disconnect switch failed to start moving. The open and close immobility timer logic circuits are similar. When a close operation is initiated, the rising-edge-triggered Close Immobility Timer starts timing. Once the disconnect switch starts to move away from its open position, Relay Word bit 89OPN*m* deasserts (see *Figure 5.3*). If the 89OPN*m* Relay Word bit deasserts, the close immobility timer resets and 89CIM*m* remains deasserted. On the other hand, if the 89OPN*m* Relay Word bit stays asserted, the close immobility timer does not reset. After the close immobility timer expires, 89CIM*m* asserts for one second. When 89CIM*m* asserts, the close operation is considered to have failed to initiate. 89CIM*m* is an input to the disconnect switch status and alarm logic for alarm condition indications.

This logic also uses the LOCAL Relay Word bit to supervise front-panel operations. With the LOCAL Relay Word bit deasserted, no disconnect operations can be initiated from the one-line diagram. With the LOCAL Relay Word bit asserted, Relay Word bit 89CCM*m* asserts for one-quarter cycle when the **ENT** pushbutton is pressed and a disconnect switch is highlighted in the one-line diagram.

Close, Open, and Undetermined State Indications

This section discusses the way the close and open immobility timers work in conjunction with the disconnect alarm timer to provide disconnect control and alarm indications. When the disconnect switch main contact is stationary (closed or open) the state of the disconnect switch is easily determined.

If the disconnect switch main contact is open:

- Normally closed Form B auxiliary contact (89BM*m* asserted) is closed
- Normally open Form A auxiliary contact (89AM*m* deasserted) is open

If the disconnect switch main contact is closed:

- Normally closed Form B auxiliary contact (89BM*m* deasserted) is open
- Normally open Form A auxiliary contact (89AM*m* asserted) is closed

If an operation of the disconnect switch is in progress, the state of the disconnect switch main contact is undetermined:

- Normally closed Form B auxiliary contact (89BM*m* deasserted) is open
- Normally open Form A auxiliary contact (89AM*m* deasserted) is open

Any undetermined state of the disconnect switch main contact should be monitored. The relay can be configured to wait for the disconnect switch operation to complete, and issue an alarm if the disconnect switch remains in the undetermined state longer than the 89ALP*m* time. *Figure 5.6* illustrates how the state of the auxiliary contacts change for an open-to-close operation in progress and how the 89CST*m*, 89CIT*m*, and 89ALP*m* timers are configured to manage the undetermined time. The close-to-open scenario would be similar.

With the disconnect switch in the open state, the normally closed Form B auxiliary contact is closed (89BM*m* asserted) and the normally open Form A auxiliary contact is open (89AM*m* deasserted). The 89CST*m* seal-in timer starts timing when a disconnect switch close command is issued. The output of the 89CST*m* seal-in timer keeps the close signal asserted for the duration of the expected disconnect switch operate time. Set the seal-in timer 10 to 15 percent longer than the expected disconnect operate time, to allow for slow disconnect operation times caused by cold temperatures or low battery voltages.




Figure 5.6 Disconnect in Transition

When the normally closed auxiliary contact (SELOGIC input 89BM*m*) deasserts, the disconnect switch is in an undetermined state. No proper position indication from either of the disconnect switch auxiliary contacts (89BM*m* or 89AM*m*) is available. Once the auxiliary normally closed contact (SELOGIC input 89BM*m*) deasserts, the 89ALP*m* timer starts timing. The 89ALP*m* timer monitors the undetermined state of the disconnect switch. For the 89ALP*m* timer to initialize, the disconnect switch has to move a minimum distance to open the normally closed auxiliary contact (open-to-close operation). Set the 89ALP*m* timer longer

than the expected undetermined state time, but less than the 89CST*m* seal-in timer. If the normally open auxiliary contact fails to close within the undetermined state time, the 89ALP*m* timer expires and an alarm condition is declared.

The Close Immobility Logic starts the Close Immobility Timer for an operation where the disconnect switch does not move the minimum distance to open the normally closed auxiliary contact (open-to-close operation). When the close immobility timer expires, an alarm condition is declared and Relay Word bit 89AL*m* asserts. If the disconnect moves enough to open the normally closed auxiliary contact, the Close Immobility timer resets and no alarm condition is declared (see *Figure 5.4*).

Remote Bits

Remote bits provide a means for sending remote control commands to relay logic. As indicated in *Table 14.45*, remote bits have three operating states: clear, set, and pulse. It is important to understand the differences between the use of pulsed remote bits in automation and protection SELOGIC control equations. Remote bits can be operated from multiple communications interfaces, including the **CON** command from a terminal (serial or Telnet), Fast Operate messages, and DNP3.

A pulsed remote bit will assert the respective remote bit Relay Word bit (RB*nn*, *nn* = 01–32) for one processing interval (1/8 of a power system cycle). When used in Protection SELOGIC, which also executes at one processing interval, pulsed remote bits provide a momentary means for operating a variety of logic functions, including Protection Latches, Boolean logic expressions, and Protection Logic Counters. Because the pulsed remote bit and Protection processing both operate within the same processing interval, the use of pulsed remote bits is reliable and deterministic.

Bay Control Front-Panel Operations

Each relay has a default one-line diagram. Sometimes these diagrams fit on a single screen and sometimes they require more than one screen that you can pan across. For example, *Figure 5.7* shows the default one-line diagram for the SEL-487E. You can display either of two parts of the diagram by using the **Up Arrow** and **Down Arrow** pushbuttons to pan between an upper screen and a lower screen. The upper screen shows the HV equipment and transformer, while the lower screen shows the transformer and LV equipment. The relay displays the upper screen by default.

NOTE: Not all SEL-400 series relays support bay control operations.




Figure 5.7 SEL-487E Default One-Line Diagram

One-Line Diagram and Labels

Figure 5.8 is an example of a default one-line diagram. The Bay settings class has settings for defining labels and analog quantities. One-line diagrams are comprised of the following:

- Bay Names and Bay Labels
- Busbars and Busbar Labels
- Breakers and Breaker Labels
- Disconnect Switches and Disconnect Switch Labels
- Equipment and Equipment Labels
- Analog Display Points




Figure 5.8 Bay Control One-Line Diagram

Front-Panel Pushbutton Navigation Operations in the One-Line Diagram

Navigation within the one-line diagram requires that the front-panel access level be at Breaker Access Level or higher and the Breaker Jumper be installed. If navigation is attempted when:

- The front panel is not at the Breaker Access Level or higher and passwords are enabled, the relay prompts you to enter the appropriate passwords.
- The Breaker Jumper is not installed, the `Breaker Control Disabled Please Install the Breaker Jumper` message briefly appears on the screen.

Use the arrow pushbuttons on the front panel to navigate within the one-line diagram. When you first select the one-line diagram, none of the apparatus on the one-line diagram are highlighted. Press the **Left Arrow** or **Right Arrow** pushbutton to enter the one-line diagram and highlight the apparatus. Once you enter the one-line diagram, navigation between the disconnect switch and circuit breaker symbols as follows:

- Pressing the **Right Arrow** pushbutton highlights the elements from left-to-right and top-to-bottom.
- When reaching the right-most bottom element, the following **Right Arrow** keystroke "rolls over" and again highlights the left-most top element.
- The **Left Arrow** pushbutton operates in reverse, i.e., from right-to-left, and bottom-to-top.
- Pressing the **ENT** pushbutton selects the highlighted symbol.
- Pressing the **ESC** pushbutton returns you to the previous screen.


Additionally, if the one-line diagram spans multiple screens, you can pan between the portions of the diagram by using the up and down arrows:

- Pressing the **Down Arrow** pushbutton while displaying the top bay control screen, displays the bottom bay control screen.
- Pressing the **Down Arrow** pushbutton while displaying the bottom bay control screen or the **Up Arrow** pushbutton while displaying the top bay control screen, does nothing.
- Pressing the **Up Arrow** pushbutton while displaying the bottom bay control screen displays the top bay control screen.

Circuit Breaker and Disconnect Definitions and State Representations

Table 5.1 shows the apparatus definitions and symbols displayed on the one-line diagram.

Table 5.1 Circuit Breaker and Disconnect Switch Definitions

Circuit Breaker Open	Circuit Breaker Closed	Disconnect Open	Disconnect Closed
			



NOTE: The intermediate states only apply to disconnect switches because circuit breaker operations have a short duration.

Each apparatus (circuit breaker or disconnect switch) can be in one of the following six states:

- Open, not highlighted
- Open, highlighted
- Closed, not highlighted
- Closed, highlighted
- Intermediate, not highlighted (intermediate = transition between open and closed states)
- Intermediate, highlighted

Table 5.2 describes how the one-line diagram represents the different states of the breakers, and how highlighting the breaker affects the display of the symbol.

Table 5.2 Circuit Breaker State Representations

Apparatus Position	Symbol	Asserted Relay Word Bit
Circuit breaker open, not highlighted		NOT 52CLSM*m*
Circuit breaker open, highlighted[a]		NOT 52CLSM*m*
Circuit breaker closed, not highlighted		52CLSM*m*
Circuit breaker closed, highlighted		52CLSM*m*




[a] When the circuit breaker is highlighted, the two symbols shown alternate in the display.

Table 5.3 describes how the one-line diagram represents the different states of the disconnect switches, and how highlighting the disconnect switch affects the display of the symbol. Unlike the fast operation time of the circuit breaker, the disconnect switch operation-in-progress time is longer than the breaker operation time. *Table 5.3* describes how apparatus appear in the one-line diagram when a disconnect operation is in progress.

Table 5.3 Disconnect Switch State Representations (Sheet 1 of 2)

Apparatus Position	Symbol	Asserted Relay Word Bit
Disconnect open, not highlighted		89OPN*m*
Disconnect closed, not highlighted		89CL*m*

Table 5.3 Disconnect Switch State Representations (Sheet 2 of 2)

Apparatus Position	Symbol	Asserted Relay Word Bit
Disconnect open, highlighted[a]		89OPN*m*
Disconnect closed, highlighted[a]		89CL*m*
Disconnect Operation In Progress, not highlighted[b]		89OIP*m*
Disconnect Operation In Progress, highlighted[c]		89OIP*m*

[a] When the disconnect switch is highlighted and no operation is in progress, a square box alternately frames the switch symbol.

[b] For a disconnect switch operation in progress where the disconnect switch is not highlighted, the symbol displayed is the present state symbol and then the opposite state symbol. This sequence repeats until the disconnect switch operation completes.

[c] For a disconnect switch operation in progress where the disconnect is highlighted, the symbol displayed is the present state symbol, then the present state symbol highlighted, then the opposite state symbol, and finally the opposite state symbol highlighted. This sequence repeats until the disconnect switch operation completes.

The one-line diagram indicates highlighted text with a box around the current selection.

Rack-Type Breaker Mosaics

SEL-400 series relays support the display of three-position rack-type breakers (also referred to as truck-type breakers) in the bay mimic screens on the front-panel LCD. The three positions, (racked out, test, and racked in) are determined by the combination of the 52*n*RACK and 52*n*TEST bay settings (breaker *n* designation depends on the relay model). Navigate to the Mimic Busbar Layout Screen Number setting under Bay Control in the ACSELERATOR QuickSet SEL-5030 Software to identify mimic screens that contain a rack-type breaker.

Figure 5.9 shows the displayed mosaics based on the combination of the 52*n*RACK and 52*n*TEST settings. For non-rack type breakers, the 52*n*RACK and 52*n*TEST settings do not impact any display and control of the non-rack type breakers.




Figure 5.9 Rack-Type Breaker Mosaics

When 52*n*RACK = 52*n*TEST = 0, as shown in *Figure 5.9* (a), the racked-out breaker mosaic appears. Because the breaker is racked out, the 52*n*CLSM setting is irrelevant for the purposes of the display. When 52*n*TEST = 1 and 52*n*RACK = 0, as shown in *Figure 5.9* (b), the breaker is in the test position. In this position, the breaker can either be open or closed, depending on the 52*n*CLSM setting. When 52*n*RACK = 1 and 52*n*TEST = 0, as shown in *Figure 5.9* (c), the breaker is in the racked-in position. While in the racked-in position, the breaker can be open or closed depending on the 52*n*CLSM setting. When 52*n*RACK = 52*n*TEST = 1, as shown in *Figure 5.9* (d), the display alternates between the mosaics shown to indicate an indeterminate state for the breaker position because the breaker cannot physically be in both the test and racked-in position at the same time.

For relays that support and are set for single-pole breakers (BK*n*TYP := 1), the rack-type breaker mosaics follow functionality similar to non-rack type breaker mosaics, depending on pole status and the EPOLDIS setting. The breaker must also be in the test or racked-in position; if the breaker is in the racked out position, only *Figure 5.9* (a) appears. If the logic declares a pole discrepancy and EPOLDIS := 1, the one-line diagram follows the same alternating pattern as shown in *Figure 5.9* (d). When you select the breaker on the front-panel HMI, a pole discrepancy screen appears, showing the state (OPENED or CLOSED) for each pole. If EPOLDIS := 0, the one-line diagram still has the alternating pattern shown in *Figure 5.9* (d), but the pole discrepancy screen does not appear and only shows `STATUS UNKNOWN` for the status field in *Figure 5.9* (b).

When in the test or racked-in position, the breaker alarm setting, 52*n*_ALM, is checked. If 52*n*_ALM := 1, the displayed breaker alternates between a closed and open breaker in either the test (*Figure 5.9* [b]) or racked-in (*Figure 5.9* [c]) position regardless of breaker contact state. However, for single-pole breakers, if the logic declares a pole discrepancy, the pole discrepancy screen displays when you select the breaker on the front-panel HMI.

You can access breaker control of available breakers regardless of rack position (racked-in, test, racked-out) and breaker state (open, closed). Some breakers in the one-line diagrams are status-only and are not controllable. See *One-Line Diagrams* in *Section 4: Front-Panel Operations* of the product-specific instruction manuals for information on breakers that have control or status-display-only functionality.

Status-Only Disconnects

SEL-400 series relays can display status-only disconnects. The Disconnect Front Panel Control Enable setting, 89CTL*n*, (see *Section 11: Relay Word Bits* in the product-specific instruction manuals for the number of supported disconnects) applies to both two- and three-position disconnects in the HMI one-line diagram, and it determines whether a selected disconnect can be controlled from the front-panel HMI (89CTL*n* := 1) or cannot (89CTL*n* := 0 or NA). The 89CTL*n* setting differs from the LOCAL setting in that the LOCAL setting is a global local control enable setting and 89CTL*n* is a control enable setting on a per-disconnect level. The LOCAL setting has priority over the 89CTLn setting.

The default setting of 89CTL*n* := 1 allows for disconnect control and maintains disconnect front-panel control functionality after a relay firmware upgrade (even when upgrading from a firmware that does not support status-only disconnects). When 89CTL*n* := 1, the relay follows the control functionality outlined in this section. When 89CTLn := 0 or NA, you cannot select the specified disconnect when you are navigating the one-line diagram from the relay front-panel HMI, preventing you from selecting the disconnect for a control function.

Three-position disconnects have a 89CTL*n* disconnect control enable setting for each disconnect position (in-line or ground). The disconnect is selectable for control from the one-line diagram when either 89CTL*n* := 1 and the switch is open, or when either 89CTL*n* := 1 and the switch is closed in the corresponding position to the 89CTL*n* := 1 setting. When in the control window, only control options available based on the 89CTL*n* settings display. For example, if the disconnect is open, and the ground 89CTL*n* := 0 and the in-line 89CTL*n* := 1, the only control option displayed will be to close the in-line disconnect. If the switch is closed to a position whose 89CTL*n* := 0, the switch is not selectable when navigating the one-line diagram. However, should the 89AL*n* Relay Word bit assert for either disconnect position, the disconnect is selectable from the front panel regardless of the 89CTL*n* setting, and a view-only window for the disconnect appears that has no control functions available for the disconnect.

If the corresponding 89CTL*n* disconnect control enable setting transitions from an asserted to a deasserted state while in the control window, the front panel displays `NOT ALLOWED` when you have selected an open or close function.

Circuit Breaker and Disconnect Switch Operations From the Front Panel

Circuit Breaker Open/Close

Figure 5.10 shows the Breaker Control Screens available after pressing the **ENT** pushbutton (`ONELINE` bay control screen), with the circuit breaker highlighted (Only highlighted breakers on the one-line diagram can initiate breaker open or close operations). Pressing the **ENT** pushbutton with the breaker highlighted and the LOCAL Relay Word bit asserted displays the Breaker Control Screen in *Figure 5.10(b)*. If the LOCAL Relay Word bit is not asserted when the **ENT** pushbutton is pressed, the relay displays the screen in *Figure 5.10(c)* for three seconds and then returns to the screen in *Figure 5.10(a)*.




Figure 5.10 Screens for Circuit Breaker Selection

Single-Pole Tripping

With a single-pole breaker, the individual poles operate independently, and normal operation is for one pole to be open for a short period, while the other two poles are closed. However, it is possible that one (or more) poles may fail to complete a particular operation, resulting in a pole-discrepancy condition. For example, if the breaker is issued a **CLOSE** command, two poles may close but one pole may remain open. If this condition lasts for longer than 1.5 seconds, the HMI displays the pole discrepancy screen shown in *Figure 5.11(c)* so that the operator can immediately identify the offending pole. You can operate the breaker from the pole discrepancy screen after the discrepancy has been rectified. All other screens are the same as when you set the relay to three-pole operations.




Figure 5.11 Screens During a Pole-Discrepancy Condition

Disconnect Switch Open/Close

Figure 5.12(a) shows the Disconnect Control Screens available when you press the **ENT** pushbutton, in ONELINE bay control screen, with the disconnect switch highlighted. If the LOCAL Relay Word bit is asserted and the disconnect switch is highlighted when you press the **ENT** pushbutton, the Disconnect Control Screen in *Figure 5.12(b)* appears. Use the **Up Arrow** and **Down Arrow** pushbuttons to navigate between the disconnect control functions in *Figure 5.12(b)*. If the LOCAL Relay Word bit is not asserted when the **ENT** pushbutton is pressed, the relay displays screen in *Figure 5.12(c)* for three seconds and then returns to the screen in *Figure 5.12(a)*.




Figure 5.12 Screens for Disconnect Switch Selection

Figure 5.13, *Figure 5.14*, and *Figure 5.15* show all the possible screens during an open-to-close operation of Disconnect 1. Operation of the remaining disconnects is identical. Close-to-open operations are similar, the only difference being that the open Relay Word bits apply instead of the close Relay Word bits. The screen in *Figure 5.13(a)* is displayed after you press the **ENT** pushbutton with Disconnect 1 open and highlighted in the one-line diagram.

When you enter the disconnect screen in *Figure 5.13(a)*, the state that the disconnect switch is in is highlighted, in other words, if Relay Word bit 89OPN1 is asserted, the `OPEN DISCONNECT` text has a box drawn around it.

To close the disconnect switch, use the **Up Arrow** or **Down Arrow** pushbutton to highlight the `CLOSE DISCONNECT` text.

If Relay Word bit 89CCM1 asserts after you press the **ENT** key, the relay displays the screen with the caption CLOSE COMMAND ISSUED in *Figure 5.13(c)* for three seconds. While the disconnect operation is in progress, the relay displays the screen with the caption IN PROGRESS in *Figure 5.14(a)* and the disconnect symbol alternately displays the present state symbol and the opposite state symbol. If another disconnect operation attempt is made while a disconnect operation is in progress, the relay displays the screen with the caption *NOT ALLOWED* in *Figure 5.14(b)* for three seconds and then the relay returns to the screen in *Figure 5.14(a)*.

If Relay Word bit 89CCM1 does not assert, the relay displays the *NOT ALLOWED* error message shown in *Figure 5.13(d)* for three seconds and then displays again the screen in *Figure 5.13(b)*.

When Relay Word bit 89CCMD1 asserts, the Close Immobility Timer starts. If Relay Word bit 89CCMD1 asserts, two scenarios are possible: the disconnect fails to close, or the disconnect closes successfully. In the case of a successful close operation, the relay displays the screen in *Figure 5.15(b)*.

Failing to close also has two possible scenarios: the disconnect starts to move, but does not complete the operation, or the disconnect switch operation does not initiate.

When Relay Word bit 89OPN1 deasserts, the Close Immobility timer resets, indicating that the disconnect switch has started to move. If Relay Word bit 89CL1 fails to assert in the expected operation time, the disconnect switch has failed to complete the close operation in the expected time. Failure of the 89CL1 Relay Word bit to assert in the expected disconnect switch operation time causes the 89AL1 Relay Word bit to assert. When Relay Word bit 89AL1 asserts, the relay displays the screen *Figure 5.15(a)* (see *Disconnect Switch Status and Alarm Logic on page 5.5*).

If Relay Word bit 89OPN1 fails to deassert before the Close Immobility Timer expires, Relay Word bit 89ICM1 asserts and the relay displays the screen with the caption STATUS UNKNOWN in *Figure 5.15(a)*. See *Disconnect Switch Close and Open Immobility Timer Logic on page 5.8* for more information regarding the close and open immobility timer logic.

When the disconnect operation completes successfully, the relay displays the screen in *Figure 5.15(b)* until the front-panel timer times out or the **ESC** pushbutton is pressed.




Figure 5.13 HMI Disconnect Operation Initiation




Figure 5.14 HMI Disconnect Operation in Progress

When you initially enter the Disconnect Control Screen, the disconnect switch is in one of four states: disconnect open (89OPN*m*), disconnect closed (89CL*m*), disconnect undetermined without alarm (89OIP*m*), or disconnect undetermined with alarm (89AL*m*). If Relay Word bit 89OIP*m* is asserted, the relay displays the screen in *Figure 5.14(a)*; if Relay Word bit 89AL*m* is asserted, the relay displays the screen in *Figure 5.15(a)*. If both Relay Word bits 89OIP*m* and 89AL*m* are asserted, Relay Word bit 89AL*m* takes priority. If Relay Word bit 89OPN*m* is asserted, the relay displays the screen in *Figure 5.13(a)*. This is the initial screen for an open-to-close operation. If Relay Word bit 89CL*m* is asserted, the relay displays the screen in *Figure 5.15(b)*. This is the initial screen for a close-to-open operation.




Figure 5.15 HMI Disconnect Operation Completed

Three-Position Disconnect State Representation and Operations From the Front Panel

A three-position disconnect switch consists of two standard disconnects that operate together to form a three-position disconnect. All logic diagrams of the standard disconnect apply to the three-position disconnect, including all settings and Relay Word bits associated with the two individual disconnects. The three-position disconnect has two labels, one for the in-line branch and one for the ground (perpendicular) branch. In the example shown in *Figure 5.16*, the three-position disconnect is made up of Disconnect SW3 and Disconnect SW4. As with the standard disconnect, be sure to correlate the disconnect wiring and settings with the disconnects assigned to the three-position disconnect image on the one-line diagram.










Figure 5.16 Bay Control One-Line Diagram With Three-Position Disconnect Open

Table 5.4 displays how the bay screen one-line diagram represents the different states of the three-position disconnect switch.

Table 5.4 Three-Position Disconnect Switch State Representations

Apparatus Position	Symbol	Asserted Relay Word Bits
Both disconnects open		89OPN3 and 89OPN4
Disconnect 3 (in-line) closed Disconnect 4 (ground) opened		89CL3 and 89OPN4
Disconnect 3 (in-line) opened Disconnect 4 (ground) closed		89OPN3 and 89CL4
Disconnect 3 (in-line) intermediate[a] Disconnect 4 (ground) opened	 [b]	(89OIP3 or 89AL3) and 89OPN4
Disconnect 3 (in-line) opened Disconnect 4 (ground) intermediate[a]	 [b]	89OPN3 and (89OIP4 or 89AL4)
All other status combinations Disconnect 3 closed, Disconnect 4 closed Disconnect 3 closed, Disconnect 4 intermediate[a] Disconnect 3 intermediate[a], Disconnect 4 closed Disconnect 3 intermediate[a], Disconnect 4 intermediate[a]	 [b]	89CL3 and 89CL4 89CL3 and (89OIP4 or 89AL4) (89OIP3 or 89AL3) and 89CL4 (89OIP3 or 89AL3) and (89OIP4 or 89AL4)

[a] Intermediate = transition between open and closed states.
[b] The image alternates between the two symbols shown.

Similar to the standard disconnect, if a three-position disconnect is highlighted on the one-line diagram and the **ENT** pushbutton is pressed, a control screen is displayed. The control screen shows the present status of the disconnect based on the disconnect status bits (89CL*m*, 89OPN*m*, 89OIP*m*, and 89AL*m*) from both disconnects that make up the three-position disconnect. The status is shown via the disconnect symbol and the status labels as shown in *Figure 5.17(a)*.

Figure 5.17(a) shows the control screen of a three-position disconnect with both disconnects in the open state. *Figure 5.17(b)* shows the control screen of a three-position disconnect with the in-line disconnect closed and the ground disconnect open. Likewise, *Figure 5.17(c)* shows the control screen of a three-position disconnect with the in-line disconnect open and the ground disconnect closed.




Figure 5.17 Three-Position Disconnect Control Screens

The three-position disconnect logic is identical to two standard disconnects, but control actions are limited as shown in *Table 5.5*. A control action is only available if the disconnect name is listed next to the action as indicated in the Control Options Displayed column. For example, in the second set of control actions, where Disconnect SW3 is closed and Disconnect SW4 is open, the only control actions available are to open or close Disconnect SW3. *Figure 5.17(b)* shows the control screen for this condition.

Table 5.5 Three-Position Disconnect Switch Control Screen Status and Control Options

State of Disconnects	Status Displayed	Control Options Displayed	Control Actions Available
Disconnect SW3: Open Disconnect SW4: Open	OPENED SW3 OPENED SW4	CLOSE SW3 OPEN[a] CLOSE SW4	CLOSE SW3 NO OPEN CONTROL CLOSE SW4
Disconnect SW3: Closed Disconnect SW4: Open	CLOSED SW3 OPENED SW4	CLOSE SW3[b] OPEN SW3 CLOSE	CLOSE SW3 OPEN SW3 NO CONTROL for SW4
Disconnect SW3: Open Disconnect SW4: Closed	OPENED SW3 CLOSED SW4	CLOSE OPEN SW4 CLOSE SW4[c]	NO CONTROL for SW3 OPEN SW4 CLOSE SW4
Disconnect SW3: Open Disconnect SW4: Alarm	OPENED SW3 UNKNOWN SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect
Disconnect SW3: Alarm Disconnect SW4: Open	UNKNOWN SW3 OPENED SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect
Disconnect SW3: Closed Disconnect SW4: Alarm	CLOSED SW3 UNKNOWN SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect
Disconnect SW3: Alarm Disconnect SW4: Closed	UNKNOWN SW3 CLOSED SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect
Disconnect SW3: Closed Disconnect SW4: Closed	CLOSED SW3 CLOSED SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect
Disconnect SW3: Alarm Disconnect SW4: Alarm	UNKNOWN SW3 UNKNOWN SW4	CLOSE OPEN CLOSE	NO CONTROL for either disconnect

[a] See *Figure 5.17(a)*.
[b] See *Figure 5.17(b)*.
[c] See *Figure 5.17(c)*.

The following example shows the process of changing a three-position disconnect from closed in-line to closed to ground. This process requires that you first open the in-line disconnect before you can close the ground disconnect.

Starting with the one-line diagram in *Figure 5.18*, highlight the three-position disconnect and press the **ENT** pushbutton. If the LOCAL Relay Word bit is asserted, the control screen shown in *Figure 5.17(b)* is displayed on the screen. Note that the only options at this point are to open or close Disconnect SW3. Therefore, use the **Up Arrow** or **Down Arrow** pushbutton to move the highlight box to the OPEN SW3 position. Then press the **ENT** pushbutton to open Disconnect SW3. If Disconnect SW3 successfully opens, the control screen will change as shown in *Figure 5.17(a)*. Note that the control actions changed so that Disconnect SW4 can now be closed. At this point, use the **Up Arrow** or **Down Arrow** pushbutton to move the highlight box to the `CLOSE SW4` position and press the **ENT** pushbutton to close Disconnect SW4. If Disconnect SW4 is successfully closed, the control screen will change as show in *Figure 5.17(c)*.




Figure 5.18 Bay Control One-Line Diagram With Three-Position Disconnect Closed In-Line

The relay does not include any default bay mimic screens with three-position disconnects. Should your application require different bay mimic screens with three-position disconnects, contact SEL.

Bay Control Screens

QuickSet and SEL Grid Configurator Software provide an easy and intuitive way to configure and set the bay control function. The following screenshots show the bay control screens in QuickSet.

Select the **Bay Control** button from the tree to see the first interactive bay forms in QuickSet, as shown in *Figure 5.19*.




Figure 5.19 Interactive Bay Control Setting Form

MIMIC

In most SEL-400 series relays, a single one-line diagram needs to be selected. However, in some relays, such as the SEL-487E, multiple screens need to be selected to build up the total composite one-line diagram.

Bay Name

There are 20 characters available for the bay name. This name appears on all the bay control screens.

Local

The LOCAL SELOGIC control equation enables local and remote control of the disconnect switch. This example illustrates how the input contact IN107 can accommodate existing bay controls that use a key to manually change from remote to local control. The key switch is made to actuate a contact when the key is turned, as shown in *Figure 5.20*. With the contact of the switch wired to the input, the key switch provides local and remote control. Make the following setting to enable LOCAL control when IN107 is asserted.

LOCAL := **IN107**




Figure 5.20 Local and Remote Control Logic With Key Control

Bus Names

Figure 5.21 shows the dialog box that appears when you click on the busbar name. Enter the name of the busbar (e.g., **132 Bus No 1**), and click **OK**.




Figure 5.21 Setting Busbar Names in QuickSet

Disconnect Assignments

To configure disconnects, click the box next to the disconnect switch. A dialog box appears, as shown in *Figure 5.22*.




Figure 5.22 Disconnect Assignment Dialog Box, SW1

D01HMIN

Enter a Disconnect 1 label on the HMI (*Figure 5.22*). The number of characters is limited to a maximum string width of 18 pixels (approximately four characters).

D01CTLN

Enter a Disconnect 1 label on the control screen. Enter a descriptive name (there are 15 characters available) that clearly identifies the disconnect.

89AM01, 89BM01

These SELOGIC control equations report the state of Disconnect 1 auxiliary contacts. Both equations must be programmed for the Disconnect Switch Status and Alarm Logic to function correctly.

89ALP01

This timer counts down when both 89AM01 and 89BM01 are in the same state (both asserted or both deasserted). When this disconnect alarm timer expires, an alarm condition exists and the 89AL01 Relay Word bit asserts.

Set the 89ALP01 timer longer than the expected operation (undetermined state) time, but less than the 89CST01 or 89OST01 seal-in timers.

89CCN01, 89OCN01

These SELOGIC control equations close or open Disconnect 1. Take care when programming these equations, because there is no breaker jumper supervision or access level safeguard in place for this disconnect operate method. These settings only work when the LOCAL Relay Word bit is deasserted.

89CTL01

This SELOGIC control equation identifies Disconnect 1 as controllable (89CTL01 := 1) or status-only (89CTL01 := 0). When controllable, all control functionality is available for Disconnect 1. When status-only, the disconnect is not selectable when navigating the one-line diagram from the relay front-panel HMI. For three-position disconnects, there is a 89CTL*n* setting for each disconnect position.

89CST01, 89OST01

These seal-in timers are intended to keep the close or open signal asserted long enough to allow the Disconnect 1 operation to complete. Set the seal-in timers 10 to 15 percent longer than the expected disconnect operate time to give the disconnect switch time to complete the operation.

Cold weather and low battery voltages can impact disconnect switch operation times. Be sure to consider these conditions when setting the seal-in timers.

89CIT01, 89OIT01

The close/open Disconnect 1 immobility timers are triggered at the same time as the seal-in timers. Expiration of these immobility timers indicates that the Disconnect 1 auxiliary contact status failed to change state within the expected time frame.

Set the immobility timers longer than the expected time for the disconnect to leave the initial state (as reported by the 89AM01 and 89BM01 Relay Word bits), but less than the seal-in timer.

Cold weather and low battery voltages can impact disconnect switch operation times. Be sure to consider these conditions when setting the immobility timers.

89CRS01, 89ORS01

These settings reset the seal-in circuit when either the seal-in timer expires or the intended open/close status signal asserts. This is intended to stop driving the Disconnect 1 motor to close or open when the desired state has been reached.

89CBL01, 89OBL01

These SELOGIC control equations provide an optional custom method for blocking all means of close/open control for Disconnect 1.

89CIR01, 89OIR01

These SELOGIC control equations reset the Disconnect 1 close/open immobility timers.

Breaker Assignments

Configure the breaker by clicking the box next to the breakers. A dialog box appears, as shown in *Figure 5.23*.




Figure 5.23 Breaker Settings, Breaker S

BK*q*

In some relays, each numbered breaker (*q* = 1, 2, 3, 4, or 5) can be assigned to NA or one of the terminals. No terminal can be assigned twice. Unused breaker numbers are forced to NA.

B*m*HMINM

Enter a Breaker *m* label on the HMI (one-line diagram). The number of characters is limited to a maximum string width of 17 pixels (approximately four characters).

B*m*CTLNM

Enter a Breaker *m* label on the control screen. Enter a descriptive breaker name (as many as 15 characters).

52*m*CLSM, 52*m*_ALM

These SELOGIC control equations report breaker close status and breaker alarm status. Any bit in the Relay Word, as well as logical operators, can be programmed into these SELOGIC control equations.

52*m*RACK, 52*m*TEST

These SELOGIC control equations modify the display of rack-type breaker mosaics. The settings are shown for both rack-type and non-rack type breakers, but only impact the display of rack-type breakers. The settings do not have any control functionality impact on any breaker. See *Figure 5.9 on page 5.17* for settings impact on the rack-type breaker mosaic display.

Analog Display

If analog display points are not required, leave the setting(s) blank, because the relay displays only the defined display points.

Click on analog display label MDELE1 in the interactive one-line diagram to display the form shown in *Figure 5.24*. Click on the Expression Builder button to display the form shown in *Figure 5.25*. The Expression Builder helps build the analog quantity setting string. Press the Expression Builder button on the form shown in *Figure 5.25* to find the Analog or Fixed Element to be displayed.




Figure 5.24 Analog Quantity Setting Form

To display fixed text instead of analog quantities, enter the number 1 in the Analog or Fixed Element field.




Figure 5.25 Analog Quantity Setting Form

Select the FREQ System Frequency (see *Figure 5.26*). Enter a Pre-Text, for example 'Frq=', as shown in *Figure 5.26*. Set the numerical display format to 5.2; this displays frequency up to two decimal places. You can scale the numerical value of FREQ to display a scaled value of the analog quantity. For example, a scaling value of 0.5 displays only half the value of FREQ, while a scaling value of 2 displays twice the value of FREQ. Enter text, such as the units of the analog quantity in the Post-Text field. Test the entries by typing a value of 60.51 in the preview analog display field. Click the **Preview** button, and verify that all entries are correct and will fit on the screen.




Figure 5.26 Example of an Analog Quantity Expression

Equipment Name

Edit the equipment name by clicking the text box next to the equipment. A dialog screen appears, as shown in *Figure 5.27*.




Figure 5.27 Interactive Transformer Image Number

Customizable Screens

SEL-400 series relays support custom mimic display screens. Custom mimic display screens are developed by the SEL factory by using your requirements, and then added to the QuickSet relay driver. The following images show the breaker and power system variants supported in custom mimic display screens. For a complete list of mimic display screens available in SEL-400 series relays, see selinc.com/app/mimic-diagram/.

Available Circuit Breakers

Figure 5.28 shows the different types of circuit breakers and disconnects available.




Figure 5.28 Different Types of Circuit Breakers and Disconnects

Available Power System Components

Figure 5.29 shows the different types of power system components available.




Figure 5.29 Power System Components

Bay Control Example Application

This example demonstrates configuring a bay control screen for an SEL-451. Similar configurations can be done with other SEL-400 series relays.

Bus 1, Bus 2, and Transfer BUS Bay With Ground Switch (MIMIC := 4)

Figure 5.30 illustrates the Bus 1, Bus 2, and Transfer Bus Bay with Ground Switch (MIMIC := 4). The Bay configuration used in this example provides five disconnect switches, one breaker, and the ability to display as many as six Analog Quantities. The labels and Analog Quantities shown in *Figure 5.30* are all a result of the settings entered in this example. See *Table 5.6* for a complete list of Bay settings for this application.




Figure 5.30 Illustration of One-Line Diagram After Entering Example Settings

Bay Control Settings

General One-Line Settings

One-Line Diagram

This setting selects the one-line diagram that defines the bay configuration, and it must exactly match the bay configuration being controlled. Failure to select the exact one-line diagram that describes the bay configuration being controlled could result in misapplications.

MIMIC := **4**

Bay Name

Enter a bay name (as many as 20 characters) that defines the bay being controlled.

BAYNAME := **BAY CONTROL**

Bay Label

As many as two bay labels are available in one-line diagrams 14, 17, 18, and 23. BAYLAB1 and BAYLAB2 settings can accept as many as eight characters, depending on the pixel width of the string.

BAYLAB1 or BAYLAB2 are not required because the MIMIC setting selected in this example does not include bay labels. If MIMIC 14, 17, 18, or 23 had been selected, the relay would have prompted for BAYLAB1 and BAYLAB2 settings.

Busbar Information

Bus-Name Labels

Based on the MIMIC setting, the relay provides as many as nine bus-name labels in the one-line diagram. With MIMIC set to 4, the relay requires three bus-name labels, one for the transfer bus, one for Bus 2, and one for Bus 1. The top-most bus in the one-line diagram is BUSNAM1 and the bottom-most bus in the one-line diagram is the highest number bus available for the selected MIMIC setting, three in this case.

Enter bus-name labels (as many as ten characters) that describe each bus in the one-line diagram.

The actual number of characters accepted depends on the pixel width of the string.

BUSNAM1 := **Bus T**

BUSNAM2 := **Bus 2**

BUSNAM3 := **Bus 1**

Breaker Information

The relay displays breaker information for as many as three breakers. For the bay configuration in this example, the relay displays one. If more breakers were supported, based on the MIMIC setting selected, the settings associated with additional breakers would follow Breaker 1 settings.

Breaker Name Label

Enter a breaker name (as many as six characters) that describes each circuit breaker in the one-line diagram.

The actual number of characters accepted depends on pixel width of the string.

B1HMINM := **Bkr 1**

Breaker Status

This SELOGIC control equation reports breaker close status and breaker alarm status. Any bit in the Relay Word can be programmed into this SELOGIC control equation, as well as logical operators. The equations below return the state of the Bkr 1 status and any Bkr 1 alarm conditions.

521CLSM := **52ACL1**

521_ALM := **52AAL1**

Disconnect Information

The relay provides disconnect switch information for as many as ten disconnect switches. For the bay configuration selected in this example, the relay supports five disconnect switches.

Disconnect Name Label

Enter disconnect labels of as many as six characters in length that describe each disconnect switch in the one-line diagram. The actual number of characters accepted depends on pixel width of the string.

D01HMIN := **Dis 1**

Disconnect Status

Wire the normally open and normally closed auxiliary contacts from the disconnect switch to relay inputs, and program the relay inputs into 89AM01 and 89BM01 SELOGIC control equations. These equations report the state of the disconnect switch auxiliary contacts. Both equations must be programmed for the Disconnect Switch Status and Alarm Logic to function correctly.

89AM01 := **IN103**

89BM01 := **IN104**

Disconnect Alarm Pickup Delay

This setting monitors disconnect open/close operations (the undetermined time) of the disconnect switch. When the disconnect alarm timer expires, an alarm condition exists and the 89AL1 Relay Word bit asserts. Set the 89ALP*m* timer longer than the expected operation (undetermined state) time, but less than the 89CSIT*m* or 89OSIT*m* seal-in timers. The expected disconnect operation time in this example is 250 cycles. 89ALP*m* is entered in cycles and has a range of 1–99999.

89ALP01 := **260**

Disconnect Close/Open Control

Program SELOGIC control equations 89CCN*n* and 89OCN*n* to close or open disconnect switch *n*, respectively. Great care needs to be used when programming these equations because there are no breaker jumper supervision or access level safeguards in place for this disconnect operate method. The settings in this example close the disconnect switch when Remote Bit 1 is set and open the disconnect switch when Remote Bit 1 is cleared. The 89CCN01 SELOGIC example below also includes additional supervision logic where the close operation only operates if Breaker 1 is open (NOT 52CLS1) and the disconnect switch is in the opposite state (89OPN1). When these conditions are met, a close disconnect operation will initiate. Relay Word bit 89CLS1 is the output of the seal-in timer and asserts when Relay Word bit 89CCN01 asserts. Relay Word bit 89OPN1 deasserts as soon as the disconnect switch starts to move. The OR combination of Relay Word bit 89CLS1 and 89OPN1 keeps the close disconnect signal asserted until the disconnect operation has completed. The SELOGIC control equations below demonstrate disconnect lockout control in the relay. The 89OCN01 SELOGIC control equation illustrates the same type of supervision for the disconnect switch open logic.

89CCN01 := **RB01 AND (89OPN1 OR 89CLS1) AND NOT 52CLSM1**

89OCN01 := **NOT RB01 AND (89CL1 OR 89OPEN1) AND NOT 52CLSM1**

Disconnect Front-Panel Control Enable

Program SELOGIC control equation 89CTL*n* to identify a disconnect as controllable (89CTL*n* := 1) or status-only (89CTL*n* := 0). When a disconnect is identified as controllable, the disconnect can be selected when navigating the relay front-panel HMI. When a disconnect is identified as status-only, the disconnect cannot be selected when navigating the relay front-panel HMI. Three-position disconnects have a control equation for each disconnect position. The SELOGIC control equation below identifies the disconnect as controllable.

89CTL01 := **1**

Disconnect Close/Open Seal-in Timers

The seal-in timers assert the close or open signal long enough to allow the disconnect operation to complete. Set the seal-in timer 10 to 15 percent longer than the expected disconnect operate time to give the disconnect switch time to complete the operation. 89CST*m* and 89OST*m* are entered in cycles and have a range of 1–99999. The example shown anticipates a disconnect switch operate time of approximately 250 cycles.

Cold weather and low battery voltages can impact operation times. Be sure to consider these conditions when setting the seal-in timers.

The output contacts must not be used to break the motor coil current. An auxiliary contact with adequate current interrupting capacity must first interrupt current supply to the motor before the relay contact opens. Include the auxiliary contact clearing time when setting the disconnect seal-in timer.

89CST01 := **280**

89OST01 := **280**

Disconnect 2–5

Disconnect switch settings 2–5 are similar to the Disconnect Switch 1 examples above. See *Table 5.6* for a complete list of Bay Class settings for this application.

One-Line Analog Display

One-line diagrams in the relay can contain as many as six Analog Quantity display points. The MIMIC setting selected in this example displays six Analog Display points. See *Display Points on page 4.10* for Display Point programming. The settings below illustrate how to display text and Analog Quantities available in the mimic display. If analog display points are not required to appear in the one-line diagram, leave the setting(s) blank, and the relay will only display the defined display points.

1. 1, “Analogs”
2. IAWM, “IA:(4.0,1)A”
3. VABFM, “V:(3.0,1)kV”
4. FREQ, “F:(4.1,1)Hz”
5. 3P, “P:(3.0,1)MW”
6. 3Q_F, “Q:(3.0,1)MVR”

Control Selection

The LOCAL SELOGIC control equation enables local and remote control of the disconnect switch. This example illustrates how the SEL-451 input contact IN107 can accommodate existing bay controls that use a key to manually change from remote to local control. The key switch is made to actuate a contact when the key is turned, as shown in *Figure 5.31*. With the contact of the switch wired to the SEL-451 input, the key switch provides local and remote control. Make the following setting to enable LOCAL control when IN107 is asserted.

LOCAL := **IN107**




Figure 5.31 Local and Remote Control Logic With Key Control

Front Panel Settings

The one-line diagram is one of the screens that are available for display in the rotating display. To display RMS_V, RMS_I, and ONELINE screens on the rotating display every five seconds, make the following Front Panel settings.

SCROLD := **5**

RMS_V := **Y**

RMS_I := **Y**

RMS_VPP := **N**

RMS_W := **N**

FUNDVAR := **N**

RMS_VA := **N**

RMS_PF := **N**

RMS_BK1 := **N**

RMS_BK2 := **N**

STA_BAT := **N**

FUND_VI := **N**

FUNDSEQ := **N**

FUND_BK := **N**

ONELINE := **Y**

The following settings in the Front Panel settings provide immediate display of the one-line diagram screen when Pushbutton 2 is pressed.

PB2_HMI := **BC**

Output Settings

Output Logic Settings

This illustrates the ability to program disconnect lockout protection for the selected one-line diagram. To eliminate the danger of closing or opening the ground switch on an energized line, the disconnect switch cannot operate unless

Breaker 1 is open. When the Disconnect 1 close command is executed (89CLS1), OUT103 only asserts if the state of Breaker 1 is open (NOT 52CLS1). This illustrates disconnect switch lockout protection through SELOGIC control equations. The SELOGIC control equation for OUT104 below illustrates similar lockout protection for the disconnect switch open operation. Wire OUT103 to the disconnect switch closing circuit and OUT104 to the disconnect switch opening circuit.

OUT103 := **89CLS1 AND NOT 52CLSM1**

OUT104 := **89OPEN1 AND NOT 52CLSM1**

⚠CAUTION
The outputs in the relay are not designed to break the coil current in the disconnect motor. An auxiliary contact with adequate current-interrupting capacity must clear the coil current in the disconnect motor before the output opens. Failure to observe this safeguard could result in damage to the output contacts.

Another example of disconnect lockout would be to ensure that Dis 3 never closes when the ground disconnect switch Dis 5 is closed. Enter the SELOGIC control equation below for Dis 3 switch lockout protection. 89CLS3 is the close disconnect switch Relay Word bit for Disconnect 3 and the 89OPN5 Relay Word bit is the status of Disconnect 5. The SELOGIC control equation below will not assert OUT201 unless both conditions are true.

OUT201 := **89CLS3 AND 89OPN5**

These are just a few examples of disconnect lockout control. Use Relay Word bits and SELOGIC programming to design lockout control scenarios required for the configuration being controlled.

The SELOGIC Output settings listed in *Table 5.6* are example close and open disconnect equations with disconnect lockout control for Switches 1–5.

Table 5.6 Application Example Bay Control Settings for Bus 1, Bus 2, and Transfer Bus Bay With Ground Switch Application (Sheet 1 of 3)

Setting	Description	Entry
General One-Line Settings		
MIMIC	One-line Screen Number (1–999)	4
BAYNAME	Bay Name (20 characters)	BAY CONTROL
Busbar Information		
BUSNAM1	Busbar 1 Name (40 pixels, 6–10 characters)	Bus T
BUSNAM2	Busbar 2 Name (40 pixels, 6–10 characters)	Bus 2
BUSNAM3	Busbar 3 Name (40 pixels, 6–10 characters)	Bus 1
Breaker Information		
B1HMINM	Breaker 1 HMI Name (max 3–17 characters)	Bkr 1
B1CTLNM	Breaker 1 HMI Cntl Scr. Name (max. 15 characters)	Bkr 1
521CLSM	Breaker 1 Close Status (SELOGIC Equation)	52ACL1
521_ALM	Breaker 1 Alarm Status (SELOGIC Equation)	52AAL1
Disconnect Information		
D1HMIN	Disconnect 1 HMI Name (max 3–17 characters)	D1
D1CTLN	Disconnect 1 Name (25 pixels, max. 15 characters)	Dis 1
89AM1	Disconnect 1 N/O Contact (SELOGIC Equation)	IN103
89BM1	Disconnect 1 N/C Contact (SELOGIC Equation)	IN104
89ALP1	Disconnect 1 Alarm Pickup Delay (1–99999 cyc)	260
89CCN1	Disconnect 1 Close Control (SELOGIC Equation)	89CC01
89OCN1	Disconnect 1 Open Control (SELOGIC Equation)	89OC01
89CST1	Disconnect 1 Close Seal-in Time (1–99999 cyc)	280

Table 5.6 Application Example Bay Control Settings for Bus 1, Bus 2, and Transfer Bus Bay With Ground Switch Application (Sheet 2 of 3)

Setting	Description	Entry
89OST1	Disconnect 1 Open Seal-in Time (1–99999 cyc)	280
D2HMIN	Disconnect 2 HMI Name (max. 3–17 characters)	D2
D2CTLN	Disconnect 2 Name (25 pixels, 4–6 characters)	Dis 2
89AM2	Disconnect 2 N/O Contact (SELOGIC Equation)	1
89BM2	Disconnect 2 N/C Contact (SELOGIC Equation)	0
89ALP2	Disconnect 2 Alarm Pickup Delay (1–99999 cyc)	260
89CCN2	Disconnect 2 Close Control (SELOGIC Equation)	89CC02
89OCN2	Disconnect 2 Open Control (SELOGIC Equation)	89OC02
89CST2	Disconnect 2 Close Seal-in Time (1–99999 cyc)	280
89OST2	Disconnect 2 Open Seal-in Time (1–99999 cyc)	280
D3HMIN	Disconnect 3 HMI Name (max. 3–17 characters)	D3
D3CTLN	Disconnect 3 Name (25 pixels, 4–6 characters)	Dis 3
89AM3	Disconnect 3 N/O Contact (SELOGIC Equation)	1
89BM3	Disconnect 3 N/C Contact (SELOGIC Equation)	0
89ALP3	Disconnect 3 Alarm Pickup Delay (1–99999 cyc)	260
89CCN3	Disconnect 3 Close Control (SELOGIC Equation)	89CC03
89OCN3	Disconnect 3 Open Control (SELOGIC Equation)	89OC03
89CST3	Disconnect 3 Close Seal-in Time (1–99999 cyc)	280
89OST3	Disconnect 3 Open Seal-in Time (1–99999 cyc)	280
D4HMIN	Disconnect 4 HMI Name (1–99999 cyc)	D4
D4CTLN	Disconnect 4 Name (25 pixels, 4–6 characters)	Dis 4
89AM4	Disconnect 4 N/O Contact (SELOGIC Equation)	1
89BM4	Disconnect 4 N/C Contact (SELOGIC Equation)	0
89ALP4	Disconnect 4 Alarm Pickup Delay (1–99999 cyc)	260
89CCN4	Disconnect 4 Close Control (SELOGIC Equation)	89CC04
89OCN4	Disconnect 4 Open Control (SELOGIC Equation)	89OC04
89CST4	Disconnect 4 Close Seal-in Time (1–99999 cyc)	280
89OST4	Disconnect 4 Open Seal-in Time (1–99999 cyc)	280
D5HMIN	Disconnect 5 HMI Name (1–9999)	D5
89AM5	Disconnect 5 N/O Contact (SELOGIC Equation)	0
89BM5	Disconnect 5 N/C Contact (SELOGIC Equation)	0
89ALP5	Disconnect 5 Alarm Pickup Delay (1–99999 cyc)	260
89CCN5	Disconnect 5 Close Control (SELOGIC Equation)	89CC05
89OCN5	Disconnect 5 Open Control (SELOGIC Equation)	89OC05
89CST5	Disconnect 5 Close Seal-in Time (1–99999 cyc)	280
89OST5	Disconnect 5 Open Seal-in Time (1–99999 cyc)	280
One-Line Analog Display		
1		1, “Analogs”
2		IAWM, “IA:(4.0,1)A”
3		VABFM, “V:(3.0,1)kV”

Table 5.6 Application Example Bay Control Settings for Bus 1, Bus 2, and Transfer Bus Bay With Ground Switch Application (Sheet 3 of 3)

Setting	Description	Entry
4		FREQ, "F:(4.1,1)Hz"
5		3P, "P:(3.0,1)MW"
6		3Q_F, "Q:(3.0,1)MVR"
Control Selection		
LOCAL	Local Control (SELOGIC control equation)	IN107

Table 5.7 Application Example Front Panel Settings

Setting	Description	Entry
Selectable Screens for the Front Panel		
SCROLD	Front Panel Display Update Rate (OFF, 1–15 secs)	5
RMS_V	RMS Line Voltage Screen (Y, N)	Y
RMS_I	RMS Line-Current Screen (Y, N)	Y
RMS_VPP	RMS Line Voltage Phase-to-Phase Screen	N
RMS_W	RMS Active Power Screen	N
FUNDVAR	Fundamental Reactive Power Screen	N
RMS_VA	RMS Apparent Power Screen	N
RMS_PF	RMS Power Factor Screen	N
RMS_BK1	RMS Breaker 1 Currents Screen	N
RMS_BK2	RMS Breaker 2 Currents Screen	N
STA_BAT	Station Battery Screen	N
FUND_VI	Fundamental Voltage and Current Screen	N
FUNDSEQ	Fundamental Sequence Quantities Screen	N
FUND_BK	Fundamental Breaker Currents Screen	N
ONELINE	One-Line Bay Control Diagram	Y
Selectable Operator Pushbuttons		
PB2_HMI	Pushbutton 2 HMI Screen	BC

Table 5.8 Application Example Output Settings, Output SELOGIC Control Equations

Setting	Description	Entry
OUT103	OUT103 SELOGIC control equation	89CLS1 AND NOT 52CLSM1
OUT104	OUT104 SELOGIC control equation	89OPEN1 AND NOT 52CLSM1
OUT105	OUT105 SELOGIC control equation	89CLS2 AND NOT 52CLSM1
OUT106	OUT106 SELOGIC control equation	89OPEN2 AND NOT 52CLSM1
OUT201	OUT201 SELOGIC control equation	89CLS3 AND 89OPN5
OUT202	OUT202 SELOGIC control equation	89OPEN3 AND 52CLSM1
OUT203	OUT203 SELOGIC control equation	89CLS4 AND NOT 52CLSM1
OUT204	OUT204 SELOGIC control equation	89OPEN4 AND NOT 52CLSM1
OUT205	OUT205 SELOGIC control equation	89CLS5 AND NOT 52CLSM1
OUT206	OUT206 SELOGIC control equation	89OPEN5 AND NOT 52CLSM1

This page intentionally left blank

SECTION 6

Autoreclosing

This section describes the operation of autoreclose logic in SEL-400 series relays that include an autorecloser. This section covers the following topics:

- *Autoreclosing States on page 6.2*
- *One-Circuit-Breaker Autoreclosing on page 6.4*
- *Two-Circuit-Breaker Autoreclosing on page 6.10*
- *Autoreclose Logic Diagrams on page 6.26*
- *Manual Closing on page 6.40*
- *Voltage Checks for Autoreclosing and Manual Closing on page 6.43*
- *Settings and Relay Word Bits for Autoreclosing and Manual Closing on page 6.46*

The relay autoreclose function provides complete control for single circuit breaker and two circuit breaker reclosing schemes. The autoreclose function accommodates both single-pole and three-pole reclosing. Some SEL-400 series relays only support three-pole operations. See the *Features* section in *Section 1: Introduction and Specifications* in the product-specific instruction manual to determine the reclosing capability of each relay. Relays that support single-pole breaker operations can be set for a total of two single-pole reclose shots. Three-pole breaker operations can be set for as many as four three-pole reclose shots.

You can designate the leader and follower circuit breakers in a two-circuit breaker configuration. The relay recloser can dynamically change leader and follower designations based on settings and operating conditions.

You can program the autoreclose logic to perform one shot of high-speed three-pole reclose. This high-speed three-pole shot replaces one of the four delayed time three-pole shots. There is no difference between a shot of high-speed three-pole reclose and a shot of delayed three-pole autoreclose; simply select the open interval time accordingly.

NOTE: The relay voltage check elements (for bus and line voltages) may be used without the synchronism-check feature, however, for certain voltage connections, some of the synchronism-check settings need to be entered to ensure that the correct voltages are used.

Two autoreclose modes are available when using the relay to control two circuit breakers:

- Combined two-breaker mode (setting E79 := Y)—both circuit breakers must trip before any reclosing can occur.
- Independent two-breaker mode (setting E79 := Y1)—the follower circuit breaker can trip and reclose even when the lead breaker has not operated. This is useful on both ring bus and breaker-and-a-half schemes, where the follower breaker is a tie breaker that can be tripped by protection on either side.

For single circuit breaker applications, use setting E79 := Y.

Autoreclosing States

The autoreclose logic for either circuit breaker can be in one of the following five states (see *Figure 6.1*):

- Start (common to both circuit breakers) (79STRT)
- Reset per circuit breaker (BK1RS, BK2RS)
- Single-pole autoreclose cycle (common to both circuit breakers) (79CY1)
- Three-pole autoreclose cycle (common to both circuit breakers) (79CY3)
- Lockout, per circuit breaker (BK1LO, BK2LO)

Start (79STRT)

The autoreclose logic is in the Start state for both circuit breakers during the following conditions:

- Startup
- Restart
- Any relay settings change

The relay stores the previous reclosing state for Relay Word bits 79CY1, 79CY3, BK1LO, BK2LO, BK1RS, and BK2RS when a restart or any relay settings change occurs.

At startup, the recloser logic goes from the start state to the lockout state. For a restart or a settings change, the recloser logic enters the start state, then goes to lockout if the circuit breakers were open before the restart or settings change. If the circuit breakers were previously closed, then the recloser logic proceeds through the 3PMRCD (Manual Close Reclaim Time Delay) time and then goes to the ready state.

Reset (BK1RS, BK2RS)

The autoreclose logic is in the reset or ready state for either circuit breaker when the circuit breaker is ready to begin an autoreclose cycle. There are three reset state timers. After a successful reclose cycle, the relay goes to the reset state after reclaim times SPRCD (Single-Pole Reclaim Time Delay) for single-pole automatic and 3PRCD (Three-Pole Reclaim Time Delay) for three-pole automatic reclosing. If the recloser has been in a lockout condition, the Ready or Reset state cannot occur until the 3PMRCD (Manual Close Reclaim Time Delay) timer has expired. You can only block the reclaim time after a successful reclose cycle. Setting 79BRCT (Block Reclaim Timer) prevents timing of reclaim timers SPRCD, 3PRCD, and 3PMRCD.

Single-Pole Autoreclose (79CY1)

This state does not apply to relays that only support three-pole reclosing. The autoreclose logic is in a single-pole autoreclose cycle for either circuit breaker if all of the following conditions are satisfied:

- Single-pole trip occurs
- Condition(s) to initiate a single-pole autoreclose cycle are satisfied
- Circuit breaker(s) is in service and ready to begin a single-pole autoreclose cycle (that is, reset)

Three-Pole Autoreclose (79CY3)

The autoreclose logic is in a three-pole autoreclose cycle for either circuit breaker if all of the following conditions are satisfied:

- Three-pole trip occurs
- Condition(s) to initiate a three-pole autoreclose cycle are satisfied
- Circuit breaker(s) is in service and ready to begin a three-pole autoreclose cycle (that is, reset)

Lockout (BK1LO, BK2LO)

The lockout state is the default state of any circuit breaker after startup. Other conditions place the recloser in the LO state. The relay recloser has a drive-to-lockout function that you can program for any external or internal condition—use setting 79DTL. A circuit breaker can go to lockout by two methods. The circuit breaker enters the lockout state if either of the following occur:

- Supervisory Relay Word bits SP*n*CLS or 3P*n*CLS do not assert within the BK*n*CLSD time
- The circuit breaker does not close within the BKCFD time

The timer for both supervisory Relay Word bits SP*n*CLS and 3P*n*CLS is setting BK*n*CLSD. Setting BK*n*CLSD = OFF disables the BK*n*CLSD delay timer, requiring either SP*n*CLS or 3P*n*CLS to assert before transitioning to the next state.

In applications using two circuit breakers, you can designate one circuit breaker as the leader and the other circuit breaker as the follower. The relay freezes the leader/follower decision during an autoreclose cycle unless the autoreclose logic receives another initiation.

If the recloser receives another initiation, the logic reevaluates the leader and follower circuit breakers to determine the number of circuit breakers in a scheme (NBK*n*), the leader circuit breaker (LEADBK*n*), and the follower circuit breaker (FOLBK*n*). This determination is based on the service status of the circuit breakers. The logic considers a circuit breaker out of service if the circuit breaker goes to lockout. The logic considers a circuit breaker to be in service as soon as the circuit breaker closes and is no longer in lockout.

State Diagram

NOTE: The autoreclose function runs once per power-system cycle. To ensure that the logic detects transient element state changes that initiate closing, you should extend the assertion time of transient element states to 1 cycle.

Figure 6.1 illustrates how the autoreclose logic moves from one state to another with respect to Circuit Breaker 1. (This diagram is identical for Circuit Breaker 2; replace the 1 in the Relay Word bits with 2.) The Relay Word bits that correspond to each state are shown (see *Table 6.1*). A solid path between two states indicates that the logic can move in only one direction. Two broken paths between two states indicate the logic can move in either direction between the two states. The dashed vertical line that runs through the center of the figure indicates the states common to both circuit breakers.

Table 6.1 describes each of the five states with respect to Circuit Breaker 1, along with the corresponding Relay Word bits.




Figure 6.1 Autoreclose State Diagram for Circuit Breaker 1

Table 6.1 Autoreclose Logical States for Circuit Breaker 1

State	Description	Relay Word Bit
Start	Startup, or relay settings change	79STRT
Reset	Circuit Breaker 1 reset	BK1RS
Single-pole autoreclose cycle[a]	Single-pole autoreclose	79CY1
Three-pole autoreclose cycle	Three-pole autoreclose cycle	79CY3
Lockout	Lockout	BK1LO

[a] 79CY1 is only available in relays that support single-pole breaker operations.

One-Circuit-Breaker Autoreclosing

Modes

The autoreclose logic can operate in one of three modes, depending upon the relay autoreclose capabilities:

- Single-pole mode (SPAR)
- Three-pole mode (3PAR)
- Single- and three-pole mode (SPAR/3PAR)

Relay settings ESPR1 (Single-Pole Reclose Enable—BK1) and E3PR1 (Three-Pole Reclose Enable—BK1) determine the autoreclose mode (see *Recloser Mode Enables on page 6.8*). These settings are inputs to the recloser initiation Relay Word bits SPARC (Single-Pole Reclose Initiate Qualified) and 3PARC (Three-Pole Reclose Initiate Qualified); see *Figure 6.8* and *Figure 6.9*. SPARC asserts when all necessary conditions to begin a single-pole autoreclose cycle are satisfied (ESPR1, for example) and the recloser receives a single-pole reclose initiation SPRI (see *Figure 6.8*). Relay Word bit 3PARC asserts when all necessary conditions to begin a three-pole autoreclose cycle are satisfied (E3PR1, for example) and the recloser receives a three-pole reclose initiation 3PRI (see *Figure 6.9*).

Other recloser settings include the initial recloser settings (see *Enable Autoreclose Logic for Two Circuit Breakers on page 6.22*) and the trip logic enable settings E3PT, E3PT1, and E3PT2. When SELOGIC control equations E3PT, E3PT1, and E3PT2 are deasserted, a single-pole reclose follows a single-pole trip; when these SELOGIC control equations are asserted, only three-pole tripping and reclosing result (see *Trip Logic and Reclose Sources for Single-Pole Breaker Applications on page 6.9*).

Single-Pole Mode

NOTE: Single-pole mode is only supported in relays that provide single-pole breaker control.

Figure 6.11 shows the one circuit breaker single-pole autoreclose cycle 79CY1. The cycle starts when Relay Word bit SPARC asserts. The recloser waits as long as 10 cycles for the circuit breaker to open (indicated by Relay Word bit SPO) and then begins timing SPOID (Single-Pole Open Interval Delay) when the circuit breaker opens. After single-pole open interval time SPOID expires, the relay recloses the circuit breaker if supervisory condition SP1CLS (Single-Pole BK1 Reclose Supervision) is satisfied within the duration of timer BK1CLSD (BK1 Reclose Supervision Delay).

At the reclose command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the circuit breaker fails to close, the recloser goes to lockout (BK1LO) after timer BKCFD expires.

SPRCD Reclaim Timing

If the circuit breaker closes, the recloser starts timer SPRCD (Single-Pole Reclaim Time Delay). The recloser determines subsequent state transitions during reclaim timing according to the status of Relay Word bit SPLSHT (Single-Pole Reclose Last Shot). When SPLSHT is asserted, the recloser forces all subsequent relay trips to three-pole only mode.

SPLSHT Asserted (Last Shot)

The recloser exits the 79CY1 state via one of the following three methods while SPLSHT is asserted:

- If no further trip conditions occur, the recloser goes to the reset state BK1RS after reclaim timer SPRCD expires.
- If a fault occurs during the SPRCD reclaim time, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied and proceeds to the autoreclose three-pole cycle state 79CY3.
- If a fault occurs during the SPRCD reclaim time, and the three-pole reclose conditions are not satisfied (E3PR1 is logical 0, for example) the recloser exits the 79CY1 cycle state and goes to the lockout state BK1LO.

SPLSHT Deasserted (Single-Pole Shot Remains)

The recloser exhibits four possible state transitions when SPLSHT is not asserted:

- If no further trip conditions occur, the recloser goes to the reset state BK1RS after timer SPRCD expires.
- If a single-phase fault occurs while the SPRCD reclaim timer is timing, the recloser asserts SPARC for single-pole initiate conditions and returns to the beginning of the 79CY1 cycle state; the recloser increments the shot counter and begins the next open interval timer.

- If a multiphase fault occurs during the SPRCD reclaim time, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied (E3PR1 is logical 1, for example) and proceeds to the autoreclose three-pole cycle state 79CY3.
- If a multiphase fault occurs during the SPRCD reclaim time, and the three-pole reclose conditions are not satisfied (E3PR1 is logical 0, for example), the recloser exits the 79CY1 cycle state and goes to the lockout state BK1LO.

Lockout State From 79CY1

The recloser goes to lockout (BK1LO) when any of the following occur:

- The number of trips exceeds the maximum number of shots (NSPSHOT).
- Supervision condition SP1CLS fails to assert in BK1CLSD time.
- Relay Word bit 3POLINE asserts (for a circuit breaker manual opening).
- The circuit breaker fails to close within BKCFD time.
- Any time Relay Word bit 79DTL asserts.

Three-Pole Mode

Figure 6.12 shows the one circuit breaker autoreclose cycle 79CY3. The cycle starts when Relay Word bit 3PARC asserts. The recloser checks SELOGIC control equation 79SKP at this point to determine whether to increment the shot counter. The recloser waits indefinitely for the circuit breaker to open, as indicated by Relay Word bit 3POLINE. The recloser begins timing 3POID1 (Three-Pole Open Interval 1 Delay) when the circuit breaker opens. After the open interval time 3POID1 expires, the relay asserts Relay Word bit BK1CL to reclose the circuit breaker if supervisory condition 3P1CLS (Three-Pole BK1 Reclose Supervision) is satisfied within the duration of timer BK1CLSD (BK1 Reclose Supervision Delay).

At the reclose command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the circuit breaker fails to close, the recloser goes to lockout (BK1LO) after timer BKCFD expires.

3PRCD Reclaim Timing

If the circuit breaker closes, the recloser starts timer 3PRCD (Three-Pole Reclaim Time Delay). The recloser determines subsequent state transitions during reclaim timing according to the status of Relay Word bit 3PLSHT (Three-Pole Reclose Last Shot).

3PLSHT Asserted (Last Shot)

The recloser exits the 79CY3 state via one of the following two methods while 3PLSHT is asserted:

- If no further trip conditions occur, the recloser goes to the reset state BK1RS after reclaim timer 3PRCD expires.
- If a fault occurs during the 3PRCD reclaim time, then the recloser exits the 79CY3 cycle state and goes to the lockout state BK1LO.

3PLSHT Deasserted (Three-Pole Shot Remains)

The recloser exhibits three possible state transitions when 3PLSHT is not asserted:

- If no further trip conditions occur, the recloser goes to the reset state BK1RS after timer 3PRCD expires.
- If a fault occurs during the 3PRCD reclaim time, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied (E3PR1 is logical 1, for example) and returns to the beginning of the 79CY3 cycle state; the recloser increments the shot counter and begins the next open interval timer.
- If a fault occurs during the 3PRCD reclaim time, and the three-pole reclose conditions are not satisfied (E3PR1 is logical 0, for example), the recloser exits the 79CY3 cycle state and goes to the lockout state BK1LO.

Lockout State From 79CY3

The recloser goes to lockout (BK1LO) when any of the following occur:

- The number of trips exceeds the maximum number of shots (N3PSHOT)
- Supervision condition 3P1CLS fails to assert in BK1CLSD time
- Relay Word bit 3POLINE asserts (for a circuit breaker manual opening)
- The circuit breaker fails to close within BK1CFD time
- Relay Word bit 79DTL asserts

Single- and Three-Pole Mode

NOTE: Single- and three-pole mode is only supported in breakers that provide single-pole breaker control.

The single- and three-pole mode (SPAR/3PAR) uses elements of both the single-pole mode (SPAR) and the three-pole mode (3PAR). Reclosing begins after a single-pole trip in the single-pole cycle 79CY1 with a valid SPARC as described in *Single-Pole Mode on page 6.5*. The recloser closes the circuit breaker and proceeds to the reclaim timer SPRCD. If a fault occurs during the SPRCD reclaim time and SPLSHT is asserted, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied. Upon asserting 3PARC, the recloser exits the 79CY1 cycle state and goes to the beginning of the three-pole autoreclose cycle state 79CY3. The recloser proceeds through the 79CY3 state and exits this state as described in *Three-Pole Mode on page 6.6*.

Three-Pole Priority

If a single-pole autoreclose cycle 79CY1 is in progress and the relay receives an initiation for three-pole reclosing 3PRI, the recloser immediately starts a three-pole autoreclose cycle 79CY3.

Active Circuit Breakers

Two Relay Word bits describe when Circuit Breaker 1 is active for the autoreclose logic:

- NBK0, No Breaker Active in Reclose Scheme
- NBK1, One Breaker Active in Reclose Scheme

NBK1 equals logical 1 when Circuit Breaker 1 is closed and the autoreclose logic is reset, or if the autoreclose logic is in an autoreclose cycle (79CY1 or 79CY3). NBK0 equals logical 1 when Circuit Breaker 1 is open and not in an autoreclose cycle (79CY1 or 79CY3), or if the autoreclose logic is locked out (BK1LO).

Enable Autoreclose Logic for One Circuit Breaker

Three-Pole Trip Circuit Breaker

The initial settings necessary to enable autoreclose for a single three-pole trip circuit breaker are shown in *Table 6.2*.

Table 6.2 One-Circuit-Breaker Three-Pole Reclosing Initial Settings

Setting	Description	Entry
General Global Settings (Global)		
NUMBK	Number of Breakers in Scheme	1
Breaker Configuration (Breaker Monitor)		
BK1TYP[a]	Breaker 1 Trip Type	3
Breaker 1 Inputs (Breaker Monitor)		
52AA1	N/O Contact Input—BK1 (SELOGIC control equation)	IN101
Relay Configuration (Group)		
E79	Reclosing	Y

[a] Only applies to relays that support single-pole breaker operations.

Single-Pole Trip Circuit Breaker

The initial settings necessary to enable autoreclose for one single-pole trip circuit breaker are shown in *Table 6.3*.

Table 6.3 One-Circuit-Breaker Single-Pole Reclose Initial Settings

Setting	Description	Entry
General Global Settings (Global)		
NUMBK	Number of Breakers in Scheme	1
Breaker Configuration (Breaker Monitor)		
BK1TYP	Breaker 1 Trip Type	1
Breaker 1 Inputs (Breaker Monitor)		
52AA1	A-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN101
52AB1	B-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN102
52AC1	C-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN103
Relay Configuration (Group)		
E79	Reclosing	Y

Recloser Mode Enables

The SELOGIC control equations E3PR1 and ESPR1 are used to set the relay autoreclose modes. *Table 6.4* illustrates how to enable the autoreclose modes for Circuit Breaker 1.

Table 6.4 One Circuit Breaker Modes of Operation

E3PR1	ESPR1[a]	Result
0	0	Autoreclose disabled
0	1	Single-pole autoreclose only enabled
1	0	Three-pole autoreclose only enabled
1	1	Single- and three-pole autoreclose enabled

[a] ESPR1 only applies to relays that support single-pole reclosing.

E3PR1 is the SELOGIC control equation that enables three-pole autoreclose for Circuit Breaker 1. You can assign this setting to a control input. When E3PR1 equals logical 1, the relay can attempt a three-pole autoreclose cycle for Circuit Breaker 1. If E3PR1 equals logical 0, the relay goes to lockout following a three-pole trip for Circuit Breaker 1.

ESPR1 is the SELOGIC control equation that enables single-pole autoreclose for Circuit Breaker 1. You can assign this setting to a control input. When ESPR1 equals logical 1, the relay can attempt a single-pole autoreclose cycle for Circuit Breaker 1. If ESPR1 equals logical 0, the relay cannot initiate a single-pole autoreclose cycle.

Set either or both E3PR1 and ESPR1 according to your reclosing requirements and relay reclosing capabilities. For single-pole reclosing, set ESPR1 to evaluate to logical 1 and set NSPSHOT to the desired number of single-pole reclose shots. For three-pole reclosing, set E3PR1 to evaluate to logical 1 and set N3PSHOT for the desired number of three-pole shots. For both single-pole and three-pole reclosing, set ESPR1 to evaluate to logical 1, set E3PR1 to evaluate to logical 1, and configure settings NSPSHOT and N3PSHOT for the desired number of reclose shots of each type (see *Recloser Mode Enables on page 6.8*).

Trip Logic and Reclose Sources for Single-Pole Breaker Applications

Internal Recloser

Program the recloser function to drive the trip logic with Relay Word bits R3PTE (recloser three-pole trip enable) and R3PTE1 (recloser three-pole trip enable Circuit Breaker 1) as follows:

E3PT := **R3PTE** Three-Pole Trip Enable (SELOGIC equation)

E3PT1 := **R3PTE1** Breaker 1 3PT (SELOGIC equation)

These settings connect the internal recloser for both three-pole reclosing and single-pole reclosing. Enter enable settings ESPR1 and E3PR1 as appropriate for your application.

Relay Word bits R3PTE and R3PTE1 are logical 1 for either of the following conditions when the setting NUMBK (number of breakers in scheme) is logical 1 and SPLSHT (single-pole last shot) is asserted (see *Figure 6.9*):

- BK1TYP := 3 (Breaker 1 Trip Type)
- NSPSHOT := N (Number of Single-Pole Reclosures)

External Recloser

If reclosing is performed by an external relay, assert SELOGIC control equations E3PT and E3PT1 via a control input (for example):

E3PT := **NOT IN104** Three-Pole Trip Enable (SELOGIC equation)

E3PT1 := **NOT IN104** Breaker 1 3PT (SELOGIC equation)

Connect the external recloser single-pole trip output signal to IN104. Other external recloser signals are required; consult the external recloser documentation for interconnection with the relay.

Two-Circuit-Breaker Autoreclosing

Modes

The autoreclose logic can operate in one of three modes, depending upon the relay reclose capabilities:

- Single-pole mode (SPAR)
- Three-pole mode (3PAR)
- Single- and three-pole mode (SPAR/3PAR)

NOTE: In the following discussion, *n* = 1 or 2 for Circuit Breaker BK1 or BK2.

Relay settings ESPR*n* (Single-Pole Reclose Enable—BK*n*) and E3PR*n* (Three-Pole Reclose Enable—BK*n*) determine the autoreclose mode (see *Recloser Mode Enables on page 6.8*). These settings are inputs to the recloser initiation Relay Word bits SPARC (Single-Pole Reclose Initiate Qualified) and 3PARC (Three-Pole Reclose Initiate Qualified); see *Figure 6.9* and *Figure 6.10*. SPARC asserts when all necessary conditions to begin a single-pole autoreclose cycle are satisfied (ESPR*n*, for example) and the recloser receives a single-pole reclose initiation SPRI (see *Figure 6.9*). Relay Word bit 3PARC asserts when all necessary conditions to begin a three-pole autoreclose cycle are satisfied (E3PR*n*, for example) and the recloser receives a three-pole reclose initiation 3PRI (see *Figure 6.10*).

Single-pole recloser settings also include the initial recloser settings (see *Enable Autoreclose Logic for One Circuit Breaker on page 6.8*) and the trip logic enable settings E3PT, E3PT1, and E3PT2. When SELOGIC control equations E3PT, E3PT1, and E3PT2 are deasserted, a single-pole reclose follows a single-pole trip; when these SELOGIC control equations are asserted, only three-pole tripping and reclosing result (see *Trip Logic and Reclose Sources for Single-Pole Breaker Applications on page 6.25*).

Single-Pole Mode

Figure 6.13 and *Figure 6.14* show the two circuit breaker single-pole autoreclose cycle 79CY1 when E79 := Y and E79 := Y1, respectively. The cycle starts when Relay Word bit SPARC asserts. The recloser freezes calculation of the number of breakers, the leader circuit breaker, and the follower circuit breaker. Depending on the calculation, the recloser asserts the appropriate Relay Word bits NBK0, NBK1, NBK2, LEADBK0, LEADBK1, LEADBK2, FOLBK0, FOLBK1, and FOLBK2.

The recloser checks for an SPO (Single-Pole Open) condition for either the leader or follower, and waits as long as 10 cycles for the circuit breakers to open. If the leader or follower shows a single-pole open inside the 10-cycle window, the

recloser proceeds to timing SPOID (Single-Pole Open Interval Delay). The recloser goes to lockout if the circuit breakers fail to open (no close attempts follow). If an evolving fault results in a three-pole trip condition that asserts 3PARC, then the recloser exits the 79CY1 cycle and goes to the three-pole cycle 79CY3. When E79 := Y1, a Single-Pole Open Interval Supervision Condition (SPOISC) must be satisfied before the recloser can proceed to timing SPOID. If the supervisory condition is not met within the duration of timer SPOISD (Single-Pole Open Interval Supervision Delay), the recloser goes to lockout.

After single-pole open interval time SPOID expires, the recloser closes the leader if the single-pole open condition is still in effect and supervisory condition SP*n*CLS (Single-Pole BK*n* Reclose Supervision) is satisfied within the duration of timer BK*n*CLSD (BK*n* Reclose Supervision Delay). If the leader circuit breaker has more than one pole open at the end of the SPOID time, the recloser sends the leader to lockout BK*n*LO.

At the leader close command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the leader fails to close, the recloser sends the leader to lockout after timer BKCFD expires. If the leader closes within the BKCFD time, the recloser goes to SPRCD (Single-Pole Reclaim Time Delay) reclaim timing if NBK1 is asserted, or prepares to close the follower circuit breaker if NBK2 is asserted.

To close the follower circuit breaker, the recloser checks for two active circuit breakers in the scheme. If NBK2 is asserted, the recloser checks for a single-pole open on the follower and starts timer TBBKD (Time Between Breakers For ARC). If multiple poles of the follower circuit breaker are open, the recloser sends the follower to lockout BK*n*LO. When TBBKD expires, the recloser closes the follower breaker if FBKCEN (Follower Breaker Closing Enable) is asserted and supervisory condition SP*n*CLS is satisfied within the duration of timer BK*n*CLSD. At the follower close command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the follower fails to close, the recloser sends the follower to lockout after timer BKCFD expires. If the leader circuit breaker is not in lockout, the recloser begins timing SPRCD reclaim time for the leader.

If the follower breaker closes successfully, the recloser starts the SPRCD (Single-Pole Reclaim Time Delay) timer if 79BRCT (Block Reclaim Timer) is not asserted.

SPRCD Reclaim Timing

The recloser determines subsequent state transitions during reclaim timing according to the status of Relay Word bit SPLSHT (Single-Pole Reclose Last Shot). When SPLSHT is asserted, the recloser forces all subsequent relay trips to three-pole only mode.

SPLSHT Deasserted (Single-Pole Shot Remains)

The recloser exhibits four possible state transitions when SPLSHT is not asserted:

- If no further trip conditions occur and timer SPRCD expires, the recloser returns to the reset states BK*n*RS.
- If a single-phase fault occurs while the SPRCD reclaim timer is timing, then the recloser asserts SPARC if all single-pole initiate conditions are satisfied and goes to the beginning of the 79CY1 cycle. The recloser then recalculates and freezes the calculation for the number of active circuit breakers, the leader, and the follower. The recloser then increments the shot counter and begins the next open interval timer.

- If a multiphase fault occurs during the SPRCD reclaim time, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied (E3PR*n* is logical 1, for example) and recalculates the number of active circuit breakers, the leader, and the follower before proceeding to the autoreclose three-pole cycle state 79CY3.
- If a multiphase fault occurs during the SPRCD reclaim time, SPLSHT is not asserted, and the three-pole reclose conditions are not satisfied (E3PR*n* is logical 0, for example) and the recloser exits the 79CY1 cycle state and goes to the lockout state BK*n*LO.

SPLSHT Asserted (Last Shot)

The recloser exits the 79CY1 state via three methods while SPLSHT is asserted:

- If no further trip conditions occur and timer SPRCD expires, the recloser returns to the reset states BK*n*RS.
- If a fault occurs during the SPRCD reclaim time, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied and proceeds to the autoreclose three-pole cycle state 79CY3.
- If a fault occurs during the SPRCD reclaim time and the three-pole reclose conditions are not satisfied (E3PR*n* is logical 0, for example), then the recloser exits the 79CY1 cycle state and goes to the lockout state Bk*n*LO.

Lockout State From 79CY1

The recloser goes to lockout (BK*n*LO) when the number of trips exceeds the maximum number of shots (NSPSHOT), supervision condition SP*n*CLS fails to assert in BK*n*CLSD time, Relay Word bit 3POLINE asserts (for a circuit breaker manual opening), the circuit breaker fails to close within BKCFD time, or any time Relay Word bit 79DTL asserts.

Three-Pole Mode

Figure 6.15 and *Figure 6.16* show the two circuit breaker three-pole autoreclose cycle 79CY3 when E79 := Y and E79 := Y1, respectively. The cycle starts when Relay Word bit 3PARC asserts. The recloser freezes calculation of the number of breakers, the leader circuit breaker, and the follower circuit breaker. Depending on the calculation, the recloser asserts the appropriate Relay Word bits NBK0, NBK1, NBK2, LEADBK0, LEADBK1, LEADBK2, FOLBK0, FOLBK1, and FOLBK2. The recloser checks SELOGIC control equation 79SKP at this point to determine whether to increment the shot counter.

The recloser waits for 3POLINE to assert:

- if E79 := Y, 3POLINE asserts when both breakers (leader and follower) open (see *Figure 6.15*)
- if E79 := Y1, 3POLINE asserts when at least one breaker (leader or follower) opens (see *Figure 6.16*)

NOTE: The recloser logic is only processed every 1 cycle. To ensure proper timing and to avoid going to lockout unnecessarily, add an additional 1 cycle to the 3PRIH setting to properly account for processing delays.

If 3POLINE asserts within the 3PRIH time delay, the recloser proceeds to timing 3POID1 (Three-Pole Open Interval 1 Delay). If 3POLINE fails to assert within the 3PRIH time-delay setting, the recloser goes to lockout. If the 3PRIH setting = OFF, the recloser will wait indefinitely for 3POLINE to assert before proceeding to timing 3POID1. If SELOGIC control equation 3PFARC (Three-Pole Fast ARC Enable) is asserted, the recloser times the open interval time from setting 3PFOID (Three-Pole Fast Open Interval Delay). When E79 := Y1, a Three-Pole Open Interval Supervision Condition (3POISC) must be satisfied

before the recloser can proceed to timing 3POID1. If the supervisory condition is not met within the duration of timer 3POISD (Three-Pole Open Interval Supervision Delay), the recloser goes to lockout.

After three-pole open interval time 3POID or 3PFOID expires.

- and E79 := Y, the recloser attempts to close the leader breaker, as discussed below (first checking the supervisory condition 3P*n*CLS).
- and E79 := Y1, the recloser checks if the leader breaker is open. If open, it attempts to close the leader breaker, as discussed below (first checking the supervisory condition 3P*n*CLS). If the leader breaker is closed (it never opened at the outset), the recloser skips the leader breaker close logic and attempts to close the follower breaker, as discussed further below (first checking for two active breakers and an open follower breaker, before starting timer TBBKD [Time Between Breakers for ARC]).

The recloser closes the leader if supervisory condition 3P*n*CLS (Three-Pole BK*n* Reclose Supervision) is satisfied within the duration of timer BK*n*CLSD (BK*n* Reclose Supervision Delay).

At the leader close command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the leader fails to close, the recloser sends the leader to lockout BK*n*LO after timer BKCFD expires. If the leader closes within the BKCFD time, the recloser goes to 3PRCD (Three-Pole Reclaim Time Delay) reclaim timing if NBK1 is asserted, or prepares to close the follower circuit breaker if NBK2 is asserted.

To close the follower circuit breaker, the recloser checks for two active circuit breakers in the scheme. If NBK2 is asserted, the recloser checks for a three-pole open on the follower and starts timer TBBKD (Time Between Breakers For ARC). When TBBKD expires, the recloser closes the follower breaker if FBKCEN (Follower Breaker Closing Enable) is asserted and supervisory condition 3P*n*CLS is satisfied within the duration of timer BK*n*CLSD. At the follower close command, the recloser starts timer BKCFD (Breaker Close Failure Delay). If the follower fails to close, the recloser sends the follower to lockout after timer BKCFD expires. If the leader circuit breaker is not in lockout, the recloser begins timing 3PRCD reclaim time for the leader.

If the follower breaker closes successfully, the recloser starts the 3PRCD (Three-Pole Reclaim Time Delay) timer if 79BRCT (Block Reclaim Timer) is not asserted.

3PRCD Reclaim Timing

The recloser determines subsequent state transitions during reclaim timing according to the status of Relay Word bit 3PLSHT (Three-Pole Reclose Last Shot).

3PLSHT Deasserted (Three-Pole Shot Remains)

The recloser exhibits two possible state transitions when 3PLSHT is not asserted:

- If no further trip conditions occur and timer 3PRCD expires, the recloser returns to the reset states BK*n*RS.
- If a fault occurs while the 3PRCD reclaim timer is timing, then the recloser asserts 3PARC if all three-pole initiate conditions are satisfied and goes to the beginning of the 79CY3 cycle. The recloser then recalculates and freezes the number of active circuit breakers, the leader, and the follower. The recloser then increments the shot counter and begins the next open interval timer.

3PLSHT Asserted (Last Shot)

The recloser exits the 79CY3 state via two methods while 3PLSHT is asserted:

- If no further trip conditions occur and timer 3PRCD expires, the recloser returns to the reset states BK*n*RS.
- If a fault occurs during the 3PRCD reclaim time and 3PLSHT is asserted, then the recloser goes to lockout BK*n*LO.

Lockout State From 79CY3

The recloser goes to lockout (BK*n*LO) when any of the following occur:

- The number of trips exceeds the maximum number of shots (N3PSHOT)
- Supervision condition 3P*n*CLS fails to assert in BK*n*CLSD time
- Relay Word bit 3POLINE asserts for a circuit breaker manual opening (no qualified autoreclose initiation 3PARC)
- The circuit breaker fails to close within BKCFD time
- SELOGIC equation 79DTL asserts

Single- and Three-Pole Mode

The single- and three-pole mode (SPAR/3PAR) uses elements of both the single-pole mode (SPAR) and the three-pole mode (3PAR). Reclosing begins after a single-pole trip in the single-pole cycle 79CY1 with a valid SPARC as described in *Single-Pole Mode on page 6.10*. The recloser closes the circuit breakers and proceeds to the reclaim timer SPRCD. If a fault occurs during the SPRCD reclaim time and SPLSHT is asserted, then the recloser asserts Relay Word bit 3PARC if all three-pole reclose conditions are satisfied. Upon asserting 3PARC, the recloser exits the 79CY1 cycle state and goes to the beginning of the three-pole autoreclose cycle state 79CY3. The recloser proceeds through the 79CY3 state and exits this state as described in *Three-Pole Mode on page 6.12*.

Three-Pole Priority

If a single-pole autoreclose cycle is in progress (79CY1) and the relay receives an initiation for three-pole reclosing (3PRI), the recloser immediately starts a three-pole autoreclose cycle (79CY3).

Active Circuit Breakers

The following three Relay Word bits describe when Circuit Breaker BK1 and Circuit Breaker BK2 are active for the autoreclose logic:

- NBK0, No Breaker Active in Reclose Scheme
- NBK1, One Breaker Active in Reclose Scheme
- NBK2, Two Breakers Active in Reclose Scheme

Leader and Follower Circuit Breakers

One circuit breaker is the leader and the other is the follower for circuit breaker-and-a-half and ring-bus arrangements. *Figure 6.2* illustrates a multiple circuit breaker arrangement. The leader recloses first. If the leader recloses successfully, the follower also typically recloses.




Figure 6.2 Multiple Circuit Breaker Arrangement

Choose Circuit Breaker BK1 as the leader and Circuit Breaker BK2 as the follower. If Circuit Breaker BK1 is out of service (for maintenance, for example), the relay can automatically make Circuit Breaker BK2 the leader.

The relay freezes the leader, follower, and number of active circuit breaker designations during an autoreclose cycle. If the logic receives another reclose initiation, the relay reevaluates the leader, follower, and number of active circuit breaker designations. The logic considers a circuit breaker out of service if the circuit breaker goes to lockout, and declares a circuit breaker to be in service as soon as the circuit breaker closes and is no longer in lockout.

Leader Logic

Relay settings SLBK1 (Leader Breaker = Breaker 1) and SLBK2 (Leader Breaker = Breaker 2) SELOGIC control equations determine the criteria for relay selection of the active leader. Set SLBK1 := 1 to select Circuit Breaker BK1 as the leader; set SLBK2 := 1 to select Circuit Breaker BK2 as the leader. SLBK1 has priority over SLBK2; if you set both settings to 1 or both to 0, Circuit Breaker BK1 is the leader.

Circuit Breaker BK1 is the leader for the following conditions:

- BK1 is the only circuit breaker in service
- BK1 and BK2 are in service and BK1 is selected as the leader (SLBK1 := 1)
- BK1 and BK2 are in service and the setting combination SLBK1 := 0 and SLBK2 := 1 is not in effect

Circuit Breaker BK2 is the leader for the following conditions:

- BK2 is the only circuit breaker in service
- BK1 and BK2 are in service and BK2 is selected as the leader (SLKBK1 := 0 and SLBK2 := 1)
- If neither circuit breaker is in service, there is no leader

The following three Relay Word bits describe which circuit breaker is the leader:

- LEADBK0, No Breaker In Service
- LEADBK1, Leader Breaker = Breaker 1
- LEADBK2, Leader Breaker = Breaker 2

The relay loads the corresponding circuit breaker settings into the leader Relay Word bits (LEADBK0, LEADBK1, and LEADBK2). If there is no leader (no circuit breaker is active), the relay loads a logical 0 into LEADBK1 and LEADBK2, and a logical 1 into LEADBK0.

Follower Logic

The FBKCEN SELOGIC control equation, Follower Breaker Closing Enable, defines the conditions necessary for the follower breaker to reclose.

The relay selects the follower as follows:

- If Circuit Breaker BK1 is the leader and Circuit Breaker BK2 is not locked out, then Circuit Breaker BK2 is the follower.
- If Circuit Breaker BK2 is the leader and Circuit Breaker BK1 is not locked out, then Circuit Breaker BK1 is the follower.
- If fewer than two circuit breakers are in service (NBK0 or NBK1 is asserted), then there is no follower.

The following three Relay Word bits describe which circuit breaker is the follower:

- FOLBK0, No Follower Breaker
- FOLBK1, Follower Breaker = Breaker 1
- FOLBK2, Follower Breaker = Breaker 2

If there is no follower (in the case of only one circuit breaker, for example), the relay loads a logical 0 into the follower SELOGIC control equation FBKCEN.

Dynamic Selection of Leader and Follower Circuit Breakers

The relay dynamically selects the leader and follower circuit breakers during the reclose cycle. The relay calculates the leader in the ready (reset) state. At the start of the reclose cycle, the relay freezes this calculation and sets circuit breaker designations. The leader/follower designation can dynamically change in the cycle if the leader circuit breaker goes to lockout and FBKCEN is asserted.

Set the initial leader/follower designation and follower close conditions with settings SLBK1 (Lead Breaker = Breaker 1), SLBK2 (Lead Breaker = Breaker 2), and FBKCEN (Follower Breaker Closing Enable). *Table 6.5* shows the permutations of these settings.

Table 6.5 Dynamic Leader/Follower Settings (Sheet 1 of 2)

SLBK1	SLBK2	FBKCEN	Comments
0	0	0	BK1 is the leader; BK2 is the leader only if BK1→ LO and BK2 is closed. BK2 will not close as the follower upon successful close of leader BK1.
0	0	1	BK1 is the leader; BK2 is the leader only if BK1→ LO and BK2 is closed. BK2 will close as the follower if BK1→ LO after BKCFD. BK2 will close as the follower upon successful close of the leader BK1.
0	1	0	BK2 is the leader; BK1 is the leader only if BK2→ LO and BK1 is closed. BK1 will not close as the follower upon successful close of leader BK2.
0	1	1	BK2 is the leader; BK1 is the leader only if BK2→ LO. BK1 will close if BK2→ LO after BKCFD. BK1 will close as the follower after TBBKD upon successful close of the leader BK1.
1	0	0	BK1 is the leader; BK2 is the leader only if BK1→ LO and BK2 is closed. BK2 will not close as the follower upon successful close of leader BK1.

Table 6.5 Dynamic Leader/Follower Settings (Sheet 2 of 2)

SLBK1	SLBK2	FBKCEN	Comments
1	0	1	BK1 is the leader; BK2 is the leader only if BK1→ LO and BK2 is closed. BK2 will close as the follower if BK1→ LO after BKCFD. BK2 will close as the follower upon successful close of the leader BK1.
1	1	0	Same as 1/0/0.
1	1	1	Same as 1/0/1.
1	0	52AA1	BK1 is the leader; BK2 to LO is the leader if BK1→ LO. BK2 will close as the follower after TBBKD upon successful close of the leader BK1.

Circuit Breaker BK1 is always the leader if SLBK1 is asserted and BK1 is not locked out. Circuit Breaker BK2 is the leader if SLBK2 is asserted, BK2 is not locked out, and SLBK1 is not asserted. The second circuit breaker can become the leader when the leader is locked out.

Setting FBKCEN does not pick the follower, but decides when the second circuit breaker can reclose. If the leader goes to lockout, then the follower goes to lockout if FBKCEN := 0. If, however, the leader is manually opened, the follower breaker can become the leader (after being manually closed) and can close via a reclose cycle if FBKCEN := 1. If you want the follower breaker to close only for specific conditions, use the enable settings to force this close requirement. For example, Circuit Breaker BK2 can dynamically become the leader if BK1 is locked out and BK2 is closed. If you do not want BK2 to become the leader, set FBKCEN := 52AA1. Also see *Example One: No Follower on page 6.17* for another method to prevent BK2 from becoming the leader.

The following examples help illustrate how the relay autoreclose logic dynamically determines the leader and follower circuit breakers. These examples describe a two circuit breaker scheme (such as used in a circuit breaker-and-a-half arrangement) as shown in *Figure 6.3*.

Example One: No Follower

This example describes recloser states when Circuit Breaker BK1 fails to reclose following the first three-pole open interval delay. Set the FBKCEN SELOGIC control equation to prevent Circuit Breaker BK2 from closing as the follower. The leader and follower selection settings are shown in *Table 6.6*.




Figure 6.3 Multiple Circuit Breaker Arrangement

Table 6.6 Leader/Follower Selection

Setting Label	Value
SLBK1	1
SLBK2	0
FBKCEN	0

Reset State and 79CY3 Cycle State

Prior to receiving initiation for a three-phase fault, the autoreclose logic resets for both circuit breakers. *Table 6.7* defines the logical state of the autoreclose logic for this example prior to the initiation of an autoreclose cycle.

Table 6.7 Example One: Reset and 79CY3 States

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	1
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	1
LEADBK2	Leader Breaker = Breaker 2	0
FOLBK0	No Follower Breaker	0
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	1

Lockout State

Circuit Breaker BK1 fails to close when the first three-pole open interval expires and goes to lockout. Circuit Breaker BK2 goes to lockout. *Table 6.8* defines the logical state of the autoreclose logic at this point.

Table 6.8 Example One: Lockout State

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	1
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	0
LEADBK0	No Leader Breaker	1
LEADBK1	Leader Breaker = Breaker 1	0
LEADBK2	Leader Breaker = Breaker 2	0
FOLBK0	No Follower Breaker	1
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	0

Reset State After Reclaim Time

Circuit Breaker BK2 is manually closed and now becomes active as the leader after 3PMRCD (Manual Close Reclaim Time Delay). Subsequent reclosing occurs with BK2. *Table 6.9* defines the logical state of the autoreclose logic at this point.

Table 6.9 Example One: Reset State After Reclaim Time

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	1
NBK2	Two Active Breakers in Reclose Scheme	0
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	0
LEADBK2	Leader Breaker = Breaker 2	1
FOLBK0	No Follower Breaker	1
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	0

Block Reclosing With Enable Settings

To block BK2 as leader use the enable settings; set ESPR2 := NBK2 and E3PR2 := NBK2. With these enable settings BK2 never becomes the leader circuit breaker.

Example Two: BK2 as Successful Follower and Dynamic Leader

Another example is similar to the first with SLBK1/SLBK2/FBKCEN at 1/0/1 (see *Table 6.10*).

Table 6.10 Leader/Follower Selection

Setting Label	Value
SLBK1	1
SLBK2	0
FBKCEN	1

Reset State

Prior to receiving initiation for a three-phase fault, the autoreclose logic resets for both circuit breakers. At the start of the reclose cycle, Relay Word bits LEADBK1, FOLBK2, and NBK2 are asserted (see *Table 6.11*).

Table 6.11 Example Two: Initial Reset State

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	1
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	1
LEADBK2	Leader Breaker = Breaker 2	0
FOLBK0	No Follower Breaker	0
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	1

When BK1 successfully recloses, BK2 closes as the follower after timer TBBKD (Time Between Breakers for ARC).

If BK1 goes to lockout during a reclose cycle (after BKCFD time), then BK2 will close as the follower. After timer 3PRCD (Three-Pole Reclaim Time Delay) expires, the recloser enters the reset state for BK2 (BK2RS). The recloser dynamically recalculates the leader and follower circuit breakers. BK2 becomes the leader with Relay Word bits LEADBK2, FOLBK0, and NBK1 asserted (see *Table 6.12*). When BK2 becomes the leader, the recloser immediately issues the close command to BK2 and does not add any additional SPOID or 3POID interval time.

Table 6.12 Example Two: Final Reset State

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	1
NBK2	Two Active Breakers in Reclose Scheme	0
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	0
LEADBK2	Leader Breaker = Breaker 2	1
FOLBK0	No Follower Breaker	1
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	0

Example Three: BK2 as Conditional Follower

One method to program BK2 for closing only after a successful BK1 close is to set SLBK1/SLBK2/FBKCEN as in *Table 6.13*.

Table 6.13 Leader/Follower Selection

Setting Label	Value
SLBK1	1
SLBK2	0
FBKCEN	52AA1

Reset State

Prior to receiving initiation for a three-phase fault, the autoreclose logic resets for both circuit breakers. *Table 6.14* defines the logical state of the autoreclose logic for this example prior to the initiation of an autoreclose cycle.

Table 6.14 Example Three: Reset State (Sheet 1 of 2)

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	1
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	1
LEADBK2	Leader Breaker = Breaker 2	0

Table 6.14 Example Three: Reset State (Sheet 2 of 2)

Relay Word Bit	Description	Logical State
FOLBK0	No Follower Breaker	0
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	1

79CY3 Cycle State

The autoreclose logic receives a three-pole initiation. *Table 6.15* defines the logical state of the autoreclose logic for this example during the three-pole autoreclose cycle.

Table 6.15 Example Three: Three-Pole Cycle State

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	1
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	1
LEADBK2	Leader Breaker = Breaker 2	0
FOLBK0	No Follower Breaker	0
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	1

BK2 closes as the follower when BK1 successfully closes (after timer TBBKD).

Lockout State

Circuit Breaker BK1 must close before Circuit Breaker BK2. If Circuit Breaker BK1 fails to close and goes to lockout, then Circuit Breaker BK2 goes to lockout as well because BK2 cannot close as the follower and cannot dynamically become the leader. *Table 6.16* defines the logical state of the autoreclose logic for this example following the unsuccessful reclose attempt.

Table 6.16 Example Three: Lockout State, BK

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	1
NBK1	One Breaker Active in Reclose Scheme	0
NBK2	Two Active Breakers in Reclose Scheme	0
LEADBK0	No Leader Breaker	1
LEADBK1	Leader Breaker = Breaker 1	0
LEADBK2	Leader Breaker = Breaker 2	0
FOLBK0	No Follower Breaker	1
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	0

Example Four: Input Selection of Leader

Figure 6.4 illustrates a circuit breaker-and-a half configuration for this particular example. The leader and follower selection settings are shown in *Table 6.17*. Circuit Breaker BK1 is out of service for maintenance and Disconnect Switch 1 is open.

Table 6.17 Leader/Follower Selection

Setting Label	Setting
SLBK1	IN106 (Disconnect 1 a contacts)
SLBK2	IN107 (Disconnect 2 a contacts)
FBKCEN	0




Figure 6.4 Leader/Follower Selection by Relay Input

Table 6.18 defines the logical state of the autoreclose logic for this example prior to the initiation of an autoreclose cycle. These conditions are frozen during an autoreclose cycle. The relay autoreclose logic can unfreeze these conditions if the relay receives another initiation.

Table 6.18 Two Circuit Breakers: Circuit Breaker BK1 Out of Service

Relay Word Bit	Description	Logical State
NBK0	No Active Breakers in Reclose Scheme	0
NBK1	One Breaker Active in Reclose Scheme	1
NBK2	Two Active Breakers in Reclose Scheme	0
LEADBK0	No Leader Breaker	0
LEADBK1	Leader Breaker = Breaker 1	0
LEADBK2	Leader Breaker = Breaker 2	1
FOLBK0	No Follower Breaker	1
FOLBK1	Follower Breaker = Breaker 1	0
FOLBK2	Follower Breaker = Breaker 2	0

Enable Autoreclose Logic for Two Circuit Breakers

Three-Pole Trip Circuit Breakers

The initial settings necessary to enable autoreclose for two three-pole trip circuit breakers are shown in *Table 6.19*.

Table 6.19 Two-Circuit-Breaker Three-Pole Reclose Initial Settings

Setting	Description	Entry
NUMBK	Number of Breakers in Scheme	2
Breaker Configuration (Breaker Monitor)		
BK1TYP[a]	Breaker 1 Trip Type	3
BK2TYP[a]	Breaker 2 Trip Type	3
Breaker 1 Inputs (Breaker Monitor)		
52AA1	N/O Contact Input—BK1 (SELOGIC Equation)	IN101
Breaker 2 Inputs (Breaker Monitor)		
52AA2	N/O Contact Input—BK2 (SELOGIC Equation)	IN102
Relay Configuration (Group)		
E79	Reclosing	Y or Y1

[a] Only applicable to products that support single-pole tripping and reclosing.

Single-Pole Trip Circuit Breakers

The initial settings necessary to enable autoreclose for two single-pole trip circuit breakers are shown in *Table 6.20*.

Table 6.20 Two-Circuit-Breaker Single-Pole Reclose Initial Settings

Setting	Description	Entry
NUMBK	Number of Breakers in Scheme	2
Breaker Configuration (Breaker Monitor)		
BK1TYP	Breaker 1 Trip Type	1
BK2TYP	Breaker 2 Trip Type	1
Breaker 1 Inputs (Breaker Monitor)		
52AA1	A-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN101
52AB1	B-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN102
52AC1	C-Phase N/O Contact Input—BK1 (SELOGIC Equation)	IN103
Breaker 2 Inputs (Breaker Monitor)		
52AA2	A-Phase N/O Contact Input—BK2 (SELOGIC Equation)	IN104
52AB2	B-Phase N/O Contact Input—BK2 (SELOGIC Equation)	IN105
52AC2	C-Phase N/O Contact Input—BK2 (SELOGIC Equation)	IN106
Relay Configuration (Group)		
E79	Reclosing	Y or Y1

Recloser Mode Enables

The SELOGIC control equations E3PR*n* and ESPR*n* set the relay for the three autoreclose modes. *Table 6.21* and *Table 6.22* illustrate how to enable the autoreclose modes per circuit breaker.

Table 6.21 Circuit Breaker BK1 Modes of Operation (Sheet 1 of 2)

E3PR1	ESPR1[a]	Result
0	0	Autoreclose disabled
0	1	Single-pole autoreclose only enabled

Table 6.21 Circuit Breaker BK1 Modes of Operation (Sheet 2 of 2)

E3PR1	ESPR1[a]	Result
1	0	Three-pole autoreclose only enabled
1	1	Single- and three-pole autoreclose enabled

[a] Only applicable to relays that support single-pole reclosing.

E3PR1 is the SELOGIC control equation that enables three-pole autoreclose for Circuit Breaker BK1. You can assign this setting to a control input. ESPR1 is the SELOGIC control equation that enables single-pole autoreclose for Circuit Breaker BK1. You can assign this setting to a control input.

When ESPR1 equals logical 1, the relay can attempt a single-pole autoreclose cycle for Circuit Breaker BK1. If ESPR1 equals logical 0, the relay cannot initiate a single-pole autoreclose cycle for Circuit Breaker BK1.

When E3PR1 equals logical 1, the relay can attempt a three-pole autoreclose cycle for Circuit Breaker BK1. If E3PR1 equals logical 0, the relay goes to lockout following a three-pole trip for Circuit Breaker BK1 and the corresponding leader logic transfers automatically to Circuit Breaker BK2.

Table 6.22 Circuit Breaker BK2 Modes of Operation

E3PR2	ESPR2[a]	Result
0	0	Autoreclose disabled
0	1	Single-pole autoreclose only enabled
1	0	Three-pole autoreclose only enabled
1	1	Single- and three-pole autoreclose enabled

[a] Only applicable to relays that support single-pole reclosing.

E3PR2 is the SELOGIC control equation that enables three-pole autoreclose for Circuit Breaker BK2. You can assign this setting to a control input. ESPR2 is the SELOGIC control equation that enables single-pole autoreclose for Circuit Breaker BK2. You can assign this setting to a control input.

When ESPR2 equals logical 1, the relay can attempt a single-pole autoreclose cycle for Circuit Breaker BK2. If ESPR2 equals logical 0, the relay cannot initiate a single-pole autoreclose cycle for Circuit Breaker BK2.

When E3PR2 equals logical 1, the relay can attempt a three-pole autoreclose cycle for Circuit Breaker BK2. If E3PR2 equals logical 0, the relay goes to lockout following a three-pole trip for Circuit Breaker BK2.

Assert one or all SELOGIC control equations E3PR1, E3PR2, ESPR1, and ESPR2 according to your reclosing requirements.

For single-pole reclosing, set ESPR1 := 1 and set NSPSHOT to the desired number of single-pole reclose shots. For three-pole reclosing, set E3PR1 := 1 and set N3PSHOT for the desired number of three-pole shots. For both single-pole and three-pole reclosing, set ESPR1 := 1, E3PR1 := 1, and configure settings NSPSHOT and N3PSHOT for the desired number of reclose shots of each type (see *Recloser Mode Enables on page 6.8*).

Example 6.1 Conditional Three-Pole Tripping for Circuit Breaker BK2

Your system reclosing requirement is that Circuit Breaker BK2 always three-pole trips, unless Circuit Breaker BK2 is the leader. (This occurs when Circuit Breaker BK1 is out of service.) Program SELOGIC control equation ESPR2 as follows:

ESPR2 := **LEADBK2 AND BK1LO** Single-Pole Reclose Enable—BK2 (SELOGIC Equation)

Trip Logic and Reclose Sources for Single-Pole Breaker Applications

Internal Recloser

Program the recloser function to drive the trip logic with Relay Word bits R3PTE (Recloser Three-Pole Trip Enable), R3PTE1 (Circuit Breaker BK1 Recloser Three-Pole Trip Enable) and R3PTE2 (Circuit Breaker BK2 Recloser Three-Pole Trip Enable) as follows:

E3PT := **R3PTE** Three-Pole Trip Enable (SELOGIC Equation)

E3PT1 := **R3PTE1** Breaker 1 Three-Pole Trip (SELOGIC Equation)

E3PT2 := **R3PTE2** Breaker 2 Three-Pole Trip (SELOGIC Equation)

These settings connect the internal recloser for both three-pole reclosing and single-pole reclosing.

Enter enable settings ESPR1 and E3PR1 as appropriate for your application. By default, the relay is a single-pole tripping relay; that is, if E3PT is logical 0 and E3PT1 equals logical 0, the relay can single-pole trip Circuit Breaker BK1. If E3PT1 equals logical 1, the relay can only three-pole trip Circuit Breaker BK1. The same conditions apply to setting E3PT2 and Circuit Breaker BK2.

Table 6.23 summarizes the relay trip logic enable options.

Table 6.23 Trip Logic Enable Options

Enable Condition			Circuit Breaker BK1		Circuit Breaker BK2	
E3PT	E3PT1	E3PT2	Single-Pole Trip	Three-Pole Trip	Single-Pole Trip	Three-Pole Trip
0	0	0	x		x	
0	0	1	x			x
0	1	0		x	x	
0	1	1		x		x
1	0	0		x		x
1	0	1		x		x
1	1	0		x		x
1	1	1		x		x

Relay Word bits R3PTE1 and R3PTE2 both equal logical 1 for any of the following conditions when Global setting NUMBK (Number of Breakers in Scheme) is 2 and SPLSHT (Single-Pole Last Shot) is asserted (see *Figure 6.9*):

- BK1TYP and BK2TYP equal 3 (Circuit Breaker 1 and Circuit Breaker 2 Trip Type)
- NSPSHOT := N (Number of Single-Pole Reclosures)

External Recloser

If reclosing is performed by an external relay, assert SELOGIC control equations E3PT, E3PT1, and E3PT2 via control inputs (for example):

E3PT := **IN104** Three-Pole Trip Enable (SELOGIC Equation)

E3PT1 := **IN105** Breaker 1 Three-Pole Trip (SELOGIC Equation)

E3PT2 := **IN106** Breaker 2 Three-Pole Trip (SELOGIC Equation)

Connect the external recloser single-pole trip output signal to IN104, the Circuit Breaker BK1 trip type signal to IN105, and the Circuit Breaker BK2 trip type signal to IN106. Other external recloser signals are required; consult the external recloser documentation for interconnection with the relay.

In installations where the external reclosing relay does not provide three-phase trip control signals, the TOP (Trip during Open-Pole) Relay Word bit can be used in the E3PT setting. This Relay Word bit will assert just after a single- or two-pole trip, and remain asserted until the TOPD timer expires. If a new trip occurs during this time, the E3PT := TOP setting would then cause a three-pole trip.

Autoreclose Logic Diagrams




Figure 6.5 Circuit Breaker Pole-Open Logic Diagram—Single-Pole Relays




Figure 6.6 Circuit Breaker Pole-Open Logic Diagrams—Three-Pole Relays




Figure 6.7 Line-Open Logic Diagram When E79 := Y




Figure 6.8 Line-Open Logic Diagram When E79 := Y1




Figure 6.9 Single-Pole Reclose Enable




Figure 6.10 Three-Pole Reclose Enable




Figure 6.11 One Circuit Breaker Single-Pole Cycle State (79CY1)




Figure 6.12 One Circuit Breaker Three-Pole Cycle State (79CY3)




Figure 6.13 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y




Figure 6.13 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y (Continued)




Figure 6.14 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y1




Figure 6.14 Two Circuit Breakers Single-Pole Cycle State (79CY1) When E79 := Y1 (Continued)




Figure 6.15 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y




Figure 6.15 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y (Continued)




Figure 6.15 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y (Continued)




Figure 6.16 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y1




Figure 6.16 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y1 (Continued)




Figure 6.16 Two Circuit Breakers Three-Pole Cycle State (79CY3) When E79 := Y1 (Continued)

Manual Closing

Manual closing is available via the relay to issue a close to the circuit breaker(s) via the same close logic outputs used in autoreclosing (Relay Word bits BK1CL and BK2CL for as many as two circuit breakers). The manual close logic can be user-configured in most any manner with SELOGIC settings BK1MCL and BK2MCL. *Figure 6.17* is a flowchart of the manual close logic. This logic is enabled with Manual Closing enable setting EMANCL := Y.

Figure 6.17 only details the manual close logic for one circuit breaker (breaker BK1). The manual close logic for a second circuit breaker (breaker BK2), if enabled (Global setting NUMBK := 2), is similar. The only difference between the breaker BK1 and breaker BK2 manual close logic in *Figure 6.17* is the substitution of settings and logic outputs (BK2MCL for BK1MCL, ULCL2 for ULCL1, etc.). A manual close is issued for breaker BK1 if all of the following are true:

- A new manual close signal for breaker BK1 is detected (rising-edge assertion of SELOGIC setting BK1MCL)
- No unlatch close conditions are present (SELOGIC setting ULCL1 deasserted)
- No close is presently in progress for breaker BK1 (Relay Word bit output BK1CL is deasserted)

If a manual close is successfully issued for breaker BK1, then:

- Close logic output BK1CL asserts
- The close failure timer starts timing

If breaker BK1 closes successfully, then:

- The unlatch close condition asserts (indicating breaker closure)
- Close logic output BK1CL deasserts

If breaker BK1 does not close successfully, then:

- The close failure timer times out (Relay Word bit BK1CFT asserts momentarily)
- Close logic output BK1CL deasserts

Note in *Figure 6.17* that if breaker BK1 manual close logic is actively operating (as described in the preceding steps), then breaker BK2 manual close logic cannot be actively operating. Breaker BK2 manual close logic only has a chance to operate if breaker BK1 manual close logic is not actively operating and two breakers are enabled for the scheme (Global setting NUMBK := 2). Thus, manual closing can only be attempted for one breaker at a time.




Figure 6.17 Manual Close Logic

Voltage Checks for Autoreclosing and Manual Closing

Voltage elements are available for a final check of line and bus voltages before an autoreclose or manual close is issued. These voltage elements and corresponding pickup settings are enabled with Reclosing Voltage Check enable setting EVCK := Y. *Figure 6.18* shows the application of these voltage elements and *Figure 6.19* and *Figure 6.20* show their implementation. Check voltages for arrangements of as many as two circuit breakers (Global setting NUMBK := 2), as shown in *Figure 6.18*. If the relay is only connected to a single breaker (Global setting NUMBK := 1), then settings 27BK2P and 59BK2P and their associated elements (LLDB2, DLDB2, and DLLB2) are not available.

Voltages VS1 and VS2 in *Figure 6.18*, *Figure 6.19*, and *Figure 6.20* are populated by the synchronism-check settings. For VS1 and VS2, the voltages are determined by the corresponding SYNCS1, ASYNCS1, and ALTS1 settings for VS1, and the SYNCS2, ASYNCS2, and ALTS2 settings for VS2. When EISYNC := N, *Figure 6.19* logic is active and VP is determined by the SYNCP setting. When EISYNC := Y, *Figure 6.20* logic is active and VP1 is the Breaker 1 synchronism-check polarizing voltage determined by the SYNCP1, ASYNP11, ASYNP12, ALTP11, and ALTP12 settings, and VP2 is the Breaker 2 synchronism-check polarizing voltage determined by the SYNCP2, ASYNP21, ASYNP22, ALTP21, and ALTP22 settings. Review details of synchronism checking in the Protection section of the desired product-specific Instruction Manual.

When EISYNC := N, the pickup settings in *Figure 6.19* are made on the VP voltage base. VP is the voltage reference for voltage angle and magnitude. Only voltage magnitude is of concern for the settings in *Figure 6.19*, not voltage angle.

When EISYNC := Y, pickup settings 27LP and 59LP in *Figure 6.20* are not breaker-independent and must be made to take into account both the VP1 (Breaker 1) and VP2 (Breaker 2) voltage bases. Take into account any compensating factors by using the synchronism-check logic; review details of synchronism checking in *Section 5: Protection Functions* in the product-specific instruction manual for the impact of compensating factors and active, alternate polarizing voltages.

Figure 6.18 implies that three-phase voltage is available from the line PTs. But, resultant voltage VP corresponds to only one phase of this three-phase voltage (e.g., setting SYNCP = VAY; VP is the normalized voltage from voltage input VAY). All the voltage elements in *Figure 6.19* are single-phase voltage elements, detecting live or dead voltage on the bus side with a single-phase voltage element, and likewise on the line side.

Whether or not synchronism-check logic is used, it still has to be enabled for the respective breaker (E25BK1 := Y, Y1, or Y2 and E25BK2 := Y, Y1, or Y2) to allow the corresponding voltage source selection settings to be made.

Live Line/Live Bus

Note in *Figure 6.18* that live line/live bus is not available for either circuit breaker. Voltage elements 59VP, 59VS1, and 59VS2, described in the *Section 5: Protection Functions* of the desired product-specific instruction manual, are available for such a function (e.g., 59VP AND 59VS1 for live line/live bus 1).

Supervising Circuit Breaker Closing with Voltage Checks

Supervising Autoreclosing

For a fault on the line in *Figure 6.18*, both breakers trip open and the lead breaker recloses first. For example, presume the lead breaker closes only if its respective bus is live and the line is dead (dead line/live bus; see *Figure 6.18*). Then, after successful reclose of the lead breaker, the follower breaker closes on synchronism check. Such reclose supervision logic is realized as follows for respective breakers BK1 and BK2:

3P1CLS := **LEADBK1 AND DLLB1 OR FOLBK1 AND 25A1BK1 OR …**

3P2CLS := **LEADBK2 AND DLLB2 OR FOLBK2 AND 25A1BK2 OR …**

Note that the lead breaker and follower breaker supervision (Relay Word bits LEADBK*n* and FOLBK*n*, respectively) provides dynamic control for reclose supervision. One, but not both, of the breakers can reclose for a dead line/live bus condition (lead breaker), while the other then closes for a synchronism-check condition (follower breaker).

Supervising Manual Closing

Voltage checks can also be used to supervise manual closing. For example, presume that manual closing of breaker BK1 (*Figure 6.18*) should not be allowed if the respective bus is dead (dead line/dead bus or live line/dead bus condition):

BK1MCL := **NOT(DLDB1 OR AND LLDB1) AND (…)**

NOTE: This is an example application with EISYNC := N.




Figure 6.18 Voltage Check Element Applications

NOTE: Active logic when EISYNC := N.




Figure 6.19 Voltage Check Element Logic (EISYNC := N)

NOTE: Active logic when EISYNC := Y.




Figure 6.20 Voltage Check Element Logic (EISYNC := Y)

Settings and Relay Word Bits for Autoreclosing and Manual Closing

See the product-specific instruction manual Group Settings tables related to Reclose under the Settings section for a complete list of all autoreclose related settings. *Table 6.24* provides all of the Relay Word bits for autoreclosing.

Table 6.24 Autoreclose Logic Relay Word Bits (Sheet 1 of 2)

Name	Description
BK1RS	Breaker 1 in Reset State
BK2RS	Breaker 2 in Reset State
79CY1[a]	Relay in Single-Pole Reclose Cycle State
79CY3	Relay in Three-Pole Reclose Cycle State
BK1LO	Breaker 1 in Lockout State
BK2LO	Breaker 2 in Lockout State
SPARC[a]	Single-Pole Reclose Initiate Qualified
SPOISC[a]	Single-Pole Open Interval Supervision Condition
SPOI[a]	Single-Pole Open Interval Timing
SPSHOT0[a]	Single-Pole Shot Counter = 0
SPSHOT1[a]	Single-Pole Shot Counter = 1
SPSHOT2[a]	Single-Pole Shot Counter = 2
SPLSHT[a]	Single-Pole Reclose Last Shot
SPRCIP[a]	Single-Pole Reclaim In-Progress
3PARC	Three-Pole Reclose Initiate Qualified
3POISC	Three-Pole Open Interval Supervision Condition
3POI	Three-Pole Open Interval Timing
3PSHOT0	Three-Pole Shot Counter = 0
3PSHOT1	Three-Pole Shot Counter = 1
3PSHOT2	Three-Pole Shot Counter = 2
3PSHOT3	Three-Pole Shot Counter = 3
3PSHOT4	Three-Pole Shot Counter = 4
3PLSHT	Three-Pole Reclose Last Shot
3PRCIP	Three-Pole Reclaim In-Progress
SPOBK1[a]	Single-Pole Open Breaker 1
2POBK1[a]	Two Poles Open Breaker 1
3POBK1	Three-Pole Open Breaker 1
SPOBK2[a]	Single-Pole Open Breaker 2
2POBK2[a]	Two Poles Open Breaker 2
3POBK2	Three-Pole Open Breaker 2
3POBK1	Three-Pole Open Breaker 1
3POLINE	Three-Pole Open Line
R3PTE	Three-Pole Tripping and Reclosing Only
R3PTE1	Recloser Three-Pole Trip Enable -BK1

Table 6.24 Autoreclose Logic Relay Word Bits (Sheet 2 of 2)

Name	Description
R3PTE2	Recloser Three-Pole Trip Enable -BK2
BK1CL	Breaker 1 Close Command
BK2CL	Breaker 2 Close Command
BK1CLST	Breaker 1 Close Supervision Delay Timed Out
BK2CLST	Breaker 2 Close Supervision Delay Timed Out
BK1CFT	Breaker 1 Close Failure Delay Timed Out
BK2CFT	Breaker 2 Close Failure Delay Timed Out
BK1CLSS	Breaker 1 in Close Supervision State
BK2CLSS	Breaker 2 in Close Supervision State
BK1EXT	Breaker 1 Closed Externally
BK2EXT	Breaker 2 Closed Externally
BK1RCIP	BK1 Reclaim in Progress
BK2RCIP	BK2 Reclaim in Progress
79STRT	Relay in Start State
TBBK	Time Between Breakers Timing
LEADBK0	No Leader Breaker
LEADBK1	Leader Breaker = Breaker 1
LEADBK2	Leader Breaker = Breaker 2
FOLBK0	No Follower Breaker
FOLBK1	Follower Breaker = Breaker 1
FOLBK2	Follower Breaker = Breaker 2
NBK0	No Breaker Active in Reclose Scheme
NBK1	One Breaker Active in Reclose Scheme
NBK2	Two Breakers Active in Reclose Scheme
LLDB1	Live Line—Dead Bus 1 (59L AND 27BK1)
DLLB1	Dead Line—Live Bus 1 (27L AND 59BK1)
DLDB1	Dead Line—Dead Bus 1 (27L AND 27BK1)
LLDB2	Live Line—Dead Bus 2 (59L AND 27BK2)
DLLB2	Dead Line—Live Bus 2 (27L AND 59BK2)
DLDB2	Dead Line—Dead Bus 2 (27L AND 27BK2)

[a] Only applicable to products that support single-pole reclosing.

This page intentionally left blank

SECTION 7

Metering

The relay provides extensive capabilities for metering important power system parameters.

This section provides basic information about metering capabilities in typical SEL-400 series relays. Not all SEL-400 series relays support every metering feature described in this section. See *Section 7: Metering, Monitoring, and Reporting* of the product-specific instruction manual for information on the specific metering capabilities of a specific relay.

SEL-400 series relays typically provide the following metering modes for measuring power system operations:

- *Instantaneous Metering on page 7.2*
- *Maximum/Minimum Metering on page 7.5*
- *Demand Metering on page 7.6*
- *Energy Metering on page 7.10*
- *Synchrophasor Metering on page 7.10*
- *Battery Metering on page 7.11*
- *RTD Metering on page 7.12*
- *Protection Math Variable Metering on page 7.12*
- *Automation Math Variable Metering on page 7.13*
- *MIRRORED BITS Remote Analog Metering on page 7.13*

Monitor present power system operating conditions with instantaneous metering. Maximum/Minimum metering displays the largest and smallest system deviations since the last reset. Demand metering includes either thermal or rolling analyzes of the power system and peak demand metering. Energy metering displays the megawatt-hours imported, megawatt-hours exported, and total megawatt-hours. Time-synchronized metering displays the line voltage and current synchrophasors.

The relay processes various sets of currents and voltages, depending on the specific relay.

Use the **MET** command to access the metering functions. Issuing the **MET** command with no options returns fundamental measurement quantities. The **MET** command followed by a number, **MET *k***, specifies the number of times the command will repeat (*k* can range from 1–32767). This is useful for troubleshooting or investigating uncharacteristic power system conditions.

Table 7.1 lists some common **MET** command variants.

Table 7.1 MET Command (Sheet 1 of 2)

Name	Description
MET	Display fundamental line metering information
MET RMS	Display rms line metering information

Table 7.1 MET Command (Sheet 2 of 2)

Name	Description
MET M	Display line maximum/minimum metering information
MET RM	Reset line maximum/minimum metering information
MET D	Display demand line metering information
MET RD	Reset demand line metering information
MET RP	Reset peak demand line metering information
MET E	Display energy line metering information
MET RE	Reset energy line metering information
MET BAT	Display dc battery monitor information
MET RBM	Reset battery monitor min/max measurements
MET PM	Display phasor measurement (synchrophasor) metering information
MET RTD	Display SEL-2600 temperature quantities
MET PMV	Display protection math variable values
MET AMV	Display automation math variable values
MET ANA	Display remote analogs received from MIRRORED BITS

Instantaneous Metering

Use instantaneous metering to monitor power system parameters in real time. The relay typically provides these fundamental frequency readings:

- Fundamental frequency phase voltages and currents
- Phase-to-phase voltages
- Sequence voltages and currents
- Fundamental real, reactive, and apparent power
- Displacement power factor

NOTE: After startup, automatic restart, or a warm start, including settings change and group switch, in the beginning period of 20 cycles, the 10-cycle average values are initialized with the latest calculated 1-cycle average values.

You can also typically monitor these real-time rms quantities (with harmonics included):

- RMS phase voltages and currents
- Real and apparent rms power
- True power factor

Power

The instantaneous power measurements are derived from 10-cycle averages that the relay reports by using the generator condition of the positive power flow convention; for example, real and reactive power flowing out (export) is positive, and real and reactive power flowing in (import) is negative (see *Figure 7.1*).

NOTE: The SEL-487B does not include power and power factor in its metering reports.

For power factor, LAG and LEAD refer to whether the current lags or leads the applied voltage. The reactive power Q is positive when the voltage angle is greater than the current angle ($\theta V > \theta I$), which is the case for inductive loads where the current lags the applied voltage. Conversely, Q is negative when the voltage angle is less than the current angle ($\theta V < \theta I$); this is when the current *leads* the voltage, as in the case of capacitive loads.




Figure 7.1 Complex Power (P/Q) Plane

Some products include Relay Word bits to indicate the leading or lagging power factor (see *Section 11: Relay Word Bits* in the product-specific instruction manual). In the case of a unity power factor or loss of phase or potential condition, the resulting power factor angle would be on this axis of the complex power (P/Q) plane shown in *Figure 7.1*. This would cause the power factor Relay Word bits to rapidly change state (chatter). Be aware of expected system conditions when monitoring the power factor Relay Word bits. It is not recommended to use chattering Relay Word bits in the SER or anything that will trigger an event.

High-Accuracy Instantaneous Metering

The relay is a high-accuracy metering instrument. *Table 7.2* and *Table 7.3* show the metering accuracy for the relay instantaneous metering quantities at nominal power system frequency and at 20°C. Use a method similar to that in *Example 7.1* to compute exact error coefficients.

Table 7.2 Instantaneous Metering Accuracy—Voltages, Currents, and Frequency

Quantity	Magnitude Accuracy		Phase Accuracy
	Range	Specification	
Vϕ, Vϕϕ	33.5 – 200 $V_{L–N}$	± 0.1%	+0.05°
3V0, V1, 3V2	33.5 – 200 $V_{L–N}$	± 0.15%	+0.10°
Iϕ	(0.5 – 3)• I_{NOM}	±0.2% ± (0.8 mA) • I_{NOM}	+0.20°
3I0, I1, 3I2	(0.5 – 3)• I_{NOM}	± 0.3% ± (1.0 mA) • I_{NOM}	+0.30°
ϕ	40–65 Hz	±0.01 Hz	

Table 7.3 Instantaneous Metering Accuracy—Power

Quantity	Description	Power Factor	Accuracy (%)[a]
At 0.1 • I_{NOM}			
3P	Three-phase rms real power	Unity	±0.40
		–0.5 or +0.5	±0.70
$3Q_1$	Reactive power	–0.5 or +0.5	±0.50
At 1.0 • I_{NOM}			
3P	Three-phase fundamental real power	Unity	±0.40
		–0.5 or +0.5	±0.40
$3Q_1$	Reactive power	–0.5 or +0.5	±0.40

[a] Power accuracy is valid for applied currents in the range (0.1–1.2) • I_{NOM}, and applied voltages from 33.5–75 V.

Example 7.1 Calculating Exact Error Coefficients

Consider the case of a 5 A relay during normal operating conditions. The secondary current in the CT is 1.0 A for nominal system operation. Noting that this current is greater than 10 percent of I_{NOM} (1 A > 0.5 A), calculate the error coefficient:

$$\begin{aligned} \text{error} &= \pm(0.2\% \bullet 1.0\ \text{A}) \pm (0.8\ \text{mA} \bullet I_{NOM}) \\ &= \pm(0.002 \bullet 1.0\ \text{A}) \pm (0.0008\ \text{A} \bullet 5) \\ &= \pm(0.002\text{A} \pm 0.004\text{A}) \\ &= +0.002\ \text{A to} +0.006\ \text{A} \\ &\quad \text{and} \\ &= -0.006\ \text{A to} -0.002\ \text{A} \end{aligned}$$

Equation 7.1

Figure 7.2 represents the calculated accuracy range. The error is very small, indicating that the relay measures normal operating currents accurately.




Figure 7.2 Typical Current Measuring Accuracy

Example 7.1 Calculating Exact Error Coefficients (Continued)

When you use *Equation 7.1*, you add an error amount related to the nominal current rating of the relay, I_{NOM}. Use just the numeric portion of I_{NOM}, either "5" for a 5 A relay or "1" for a 1 A relay; do not use the unit (A). The errors in *Equation 7.1* are very small and qualify the relay as a high-accuracy meter.

Maximum/Minimum Metering

The relay measures and retains the deviations of the power system since the last maximum/minimum reset. Knowing these maximum and minimum quantities can help you operate your power system more effectively in a variety of ways. For example, you can benefit from maximum/minimum metering information by using it to track power flow for troubleshooting, planning future expansion, and scheduling maintenance.

NOTE: Not all SEL-400 series relays support maximum/minimum metering.

The relay provides maximum/minimum metering for a variety of line and breaker quantities, as well as for dc battery voltage. The relay also records the maximum values of the sequence voltages and sequence currents.

View or Reset Maximum/Minimum Metering Information

The relay shows time-stamped maximum/minimum quantities when you use a communications port or ACSELERATOR QuickSet SEL-5030 Software to view these quantities. In addition, you can read the maximum/minimum quantities on the relay front-panel LCD screen.

To reset the maximum/minimum values, use the **MET RM** command from a communications terminal, or use the **RESET** button in the QuickSet **HMI > Meter and Control > Maximum/Minimum** window, or answer `Y` and press **ENT** at the `Maximum/Minimum` submenu reset prompt on the front-panel LCD screen. You can also reset maximum/minimum metering with Global settings (typically RSTMML, RSTMMB1, and RSTMMB2).

Maximum/Minimum Metering Updating and Storage

The relay updates maximum/minimum values once per power system cycle. The relay stores maximum/minimum values and the corresponding dates and times to nonvolatile storage once per day. If greater than a previously stored maximum or less than a previously stored minimum, the new value overwrites the previous value. Should the relay lose control power, it will restore the maximum/minimum information saved at 23:50 hours on the previous day.

The relay updates maximum/minimum values under the following conditions:

- DFAULT is deasserted (equals logical 0)
- The metering value is greater than the previous maximum, or less than the previous minimum, for 2 cycles
- Voltage input is greater than 13 V secondary
- Current input is greater than 0.05 • I_{NOM} (in secondary amperes)

Megawatt and megavar maximum/minimum values are subject to the above voltage thresholds, current thresholds, and conditions.

FAULT SELOGIC Control Equation

The relay suspends updating maximum/minimum metering when SELOGIC control equation FAULT asserts to logical 1. If there is a fault, the elements programmed in FAULT pick up and assert Relay Word bit DFAULT (Delayed FAULT Suspend). This Relay Word bit remains asserted for one minute after SELOGIC control equation FAULT deasserts. While DFAULT is asserted, the relay does not record maximum/minimum data.

In addition, the relay also suspends demand metering during the time that Relay Word bit DFAULT is asserted.

Demand Metering

Economic operation of the power system involves the proper allocation of the load demand among the available generating units. By knowing the demand requirements at different points in the system and at different times of the day you can optimize your system generation resources or your consumption of electric power. The relay provides you this demand information and enables you to operate your power system with an effective economic strategy.

NOTE: Not all SEL-400 series relays support demand metering.

The relay uses longer-term accumulations of the metering quantities for reliable demand data.

Thermal Demand and Rolling Demand

Two methods exist for measuring power system current and power demand. These methods are thermal demand metering and rolling demand metering. *Figure 7.3* and *Figure 7.4* illustrate the step input response of the two demand measuring methods with setting DMTC (demand meter time constant) at 15 minutes.

Thermal Demand

Thermal demand is a continuous exponentially increasing or decreasing accumulation of metered quantities. Thermal demand measurement is similar to parallel RC network integration. Thermal demand metering response is at 90 percent (0.9 per unit) of the full applied value after a period equal to the DMTC setting (15 minutes in *Figure 7.3*).




Figure 7.3 Thermal Demand Metering

Rolling Demand

Rolling demand is a sliding time-window arithmetic average. Rolling demand measurement is similar to a step-sampled A/D conversion system. *Figure 7.4* shows the rolling demand response for a step input for a demand meter time constant of 15 minutes (DMTC := 15). The relay divides the DMTC period into three 5-minute intervals and averages the three DMTC subinterval samples every DMTC period. *Table 7.4* lists the rolling demand response for four DMTC periods shown in *Figure 7.4*. Rolling demand metering response is at 100 percent (1.0 per unit) of the full applied value after a time equal to the fourth DMTC period (see (d) in *Figure 7.4*).

Table 7.4 Rolling Demand Calculations

DMTC Period (see Figure 9.18)	1/3 DMTC Interval (minutes)	Interval Sample (per unit)	Rolling Demand Total	Rolling Demand Calculation	Rolling Demand Response (per unit)
(a)	–5 to 0	0	0	0 / 3	0
(b)	0 to 5	1	1	1 / 3	0.33
(c)	5 to 10	1	2	2 / 3	0.67
(d)	10 to 15	1	3	3 / 3	1.00




Figure 7.4 Rolling Demand Metering

Demand Metering Settings

Use the demand metering enable setting EDEM to select the demand metering type (thermal or rolling) appropriate to your needs. Use demand pickup settings (typically PDEMP, QDEMP, and GDEMP) to set alarm thresholds to notify you when demand currents exceed preset operational points.

NOTE: Changing EDEM or DMTC resets the demand meter values to zero. This also applies to changing the active settings group where either setting EDEM or DMTC is different in the new active settings group. (Changing demand current pickup settings PDEMP, GDEMP, and QDEMP will not affect the demand meters.)

Figure 7.5 shows how the relay applies the demand current pickup settings over time. When residual-ground demand current IG(DEM) exceeds the corresponding demand pickup setting GDEMP, Relay Word bit GDEM asserts to logical 1. Use these demand current logic outputs (PDEM, GDEM, and QDEM) for control or alarm for high loading or unbalance conditions.




Figure 7.5 Demand Current Logic Outputs

View or Reset Demand Metering Information

The relay shows demand metering quantities and time-stamped peak demand quantities when you use a communications port or QuickSet to view these quantities. In addition, you can read the demand and peak demand quantities on the relay front-panel LCD screen.

To reset the demand metering values use the **MET RD** command from a communications terminal, or use the **RESET** button in the QuickSet **HMI > Meter and Control > Demand/Peak** window, or answer `Y` and press **ENT** at the `Demand Submenu` reset demand prompt on the front-panel LCD screen. The relay begins the demand meter sampling period from the time of the demand meter reset.

To reset the peak demand metering values, enter the **MET RP** command from a communications terminal, or use the **RESET** button in the QuickSet **HMI > Meter and Control > Demand/Peak** window, or answer `Y` and press **ENT** at the `Demand Submenu` reset peak demand prompt on the front-panel LCD screen. You can also reset demand metering with Global settings RST_DEM and RST_PDM (for demand and peak demand) when EDRSTC (Data Reset Control) is Y.

Demand Metering Updating and Storage

The relay updates demand and peak demand values once per second. The relay also stores peak demand values and the date and time these occurred to nonvolatile storage once per day (it overwrites the previous stored value if it is exceeded). Should the relay lose control power, it will restore the peak demand information saved at 23:50 hours on the previous day.

Demand metering updating and peak recording is suspended during the time that SELOGIC control equation FAULT asserts Relay Word bit DFAULT (Delayed FAULT Suspend).

Energy Metering

Energy is the power consumed or developed in the electric power system measured over time. You can use accurate accounting of power system energy flow to manage billing revenues, whether your system is a net energy producer or consumer. Time-synchronized demand and energy measurements make demand and energy metering information even more useful for power system status applications.

NOTE: Not all SEL-400 series relays support energy metering.

The relay integrates energy imported and exported on a per-phase basis every second. As in demand metering, the relay uses the longer-term accumulations of rms or true real power for reliable energy data.

View or Reset Energy Metering Information

You can read the energy metering quantities by using a communications port, QuickSet, or the relay front-panel LCD screen.

To reset the energy values, use the **MET RE** command from a communications terminal, or use the **RESET** button in the QuickSet **HMI > Meter and Control > Energy** window, or answer `Y` and press **ENT** at the `Energy Meter` submenu reset prompt on the front-panel LCD screen. You can also reset energy metering with Global setting RST_ENE when EDRSTC (Data Reset Control) is Y.

Energy Metering Updating and Storage

The relay updates energy values once per second. The relay also stores energy values to nonvolatile storage once every four hours, referenced from 23:50 hours (it overwrites the previously stored value if it is exceeded). Should the relay lose control power, it restores the energy values saved at the end of the last four-hour period.

Synchrophasor Metering

The relay provides synchrophasor measurement with an angle reference according to IEEE C37.118. The relay calculates the phasor measurement quantities 50 or 60 times per second, depending on the nominal system frequency contained in Global setting NFREQ.

NOTE: Not all SEL-400 series relays support synchrophasor measurements.

When you issue the **MET PM *time*** command, the relay captures the time-synchronized data for the given trigger time (specify ***time*** in 24-hour format). The relay displays the synchrophasor data immediately after the time trigger.

The synchrophasor measurements are only valid when a suitable high-accuracy IRIG-B or Precision Time Protocol (PTP) time source is connected to the relay, as indicated by Relay Word bit TSOK = logical 1.

The **MET PM** command is only available when the relay is configured for phasor measurement functions (Global settings) and the relay is in high-accuracy timekeeping mode.

Battery Metering

The relay monitors battery system voltages and records time stamps for voltage excursions. In addition, the relay records maximum and minimum battery voltages. *Figure 7.6* shows a sample dc battery monitor meter report. Use the **MET BAT** command from a communications terminal to obtain this report.

```
=>>MET BAT <Enter>

Relay 1                                  Date: 06/07/2008  Time: 22:51:47.067
Station A                                Serial Number: 2008030645

Station Battery        VDC      VDCPO     VDCNE      VAC
   VDC1 (V)            115.86    57.32    -58.54     0.01

             VDC1(V)    Date       Time
Minimum       105.86 04/07/2008  22:43:04.022
Enter L-Zone         04/07/2008  22:40:14.162
Exit L-Zone          04/07/2008  22:44:09.223


Maximum       125.86 04/09/2008  12:34:14.321
Enter H-Zone         04/09/2008  12:31:32.543
Exit H-Zone          04/09/2008  12:35:12.657

LAST DC RESET:  01/15/2008  20:10:31.427

=>>
```

Figure 7.6 Battery Metering: Terminal

Any battery voltage between setting DCLWP and the dc battery monitor low limit of 15 Vdc is in the L-Zone. Battery voltages in the H-Zone are voltages higher than the DCHWP setting.

Use the **MET RBM** command from a communications terminal to reset the dc battery monitor. You can program a SELOGIC control equation RST_BAT (in Monitor settings) to control dc battery monitor reset.

RTD Metering

Use the **MET RTD** command to display the resistance temperature detector (RTD) values, as shown in *Figure 7.7*.

```
=>>MET RTD <Enter>

Relay 1                                  Date: 04/12/2008  Time: 06:06:31.366
Station A                                Serial Number: 2008030645


RTD Input Temperature Data (deg. C)
RTD  1 = -50
RTD  2 = 250

RTD  3 = 0
RTD  4 = 45
RTD  5 = 34
RTD  6 = 65
RTD  7 = -23
RTD  8 = 39
RTD  9 = 23
RTD 10 = 11
RTD 11 = 54
RTD 12 = 78

=>>
```

Figure 7.7 RTD Report

Protection Math Variable Metering

Use the **MET PMV** command to display all 64 PMV values, as shown in *Figure 7.8*.

```
=>>MET PMV <Enter>

Relay 1                                  Date: 04/07/2008  Time: 21:03:40.451
Station A                                Serial Number: 2008030645

Protection Analog Quantities
  PMV01 =      0.000        PMV02 =      0.000        PMV03 =      0.000
  PMV04 =      0.000        PMV05 =      0.000        PMV06 =      0.000
  PMV07 =      0.000        PMV08 =      0.000        PMV09 =      0.000
  PMV10 =      0.000        PMV11 =      0.000        PMV12 =      0.000
  PMV13 =      0.000        PMV14 =      0.000        PMV15 =      0.000
  PMV16 =      0.000        PMV17 =      0.000        PMV18 =      0.000

  PMV19 =      0.000        PMV20 =      0.000        PMV21 =      0.000
  PMV22 =      0.000        PMV23 =      0.000        PMV24 =      0.000
  PMV25 =      0.000        PMV26 =      0.000        PMV27 =      0.000
  PMV28 =      0.000        PMV29 =      0.000        PMV30 =      0.000
  PMV31 =      0.000        PMV32 =      0.000        PMV33 =      0.000
  PMV34 =      0.000        PMV35 =      0.000        PMV36 =      0.000
  PMV37 =      0.000        PMV38 =      0.000        PMV39 =      0.000
  PMV40 =      0.000        PMV41 =      0.000        PMV42 =      0.000

  PMV43 =      0.000        PMV44 =      0.000        PMV45 =      0.000
  PMV46 =      0.000        PMV47 =      0.000        PMV48 =      0.000
  PMV49 =      0.000        PMV50 =      0.000        PMV51 =      0.000
  PMV52 =      0.000        PMV53 =      0.000        PMV54 =      0.000
  PMV55 =      0.000        PMV56 =      0.000        PMV57 =      0.000
  PMV58 =      0.000        PMV59 =      0.000        PMV60 =      0.000
  PMV61 =      0.000        PMV62 =      0.000        PMV63 =      0.000
  PMV64 =      0.000
=>>
```

Figure 7.8 PMV Report

Automation Math Variable Metering

Use the **MET AMV** command to display all 256 AMV values, as shown in *Figure 7.9*.

```
=>>MET AMV <Enter>

Relay 1                                  Date: 04/07/2008  Time: 21:04:33.579
Station A                                Serial Number: 2008030645

Automation Analog Quantities
 AMV001 =      0.000       AMV002 =      0.000       AMV003 =      0.000
 AMV004 =      0.000       AMV005 =      0.000       AMV006 =      0.000
 AMV007 =      0.000       AMV008 =      0.000       AMV009 =      0.000
 AMV010 =      0.000       AMV011 =      0.000       AMV012 =      0.000

 AMV013 =      0.000       AMV014 =      0.000       AMV015 =      0.000
 .
 .
 .

 AMV238 =      0.000       AMV239 =      0.000       AMV240 =      0.000
 AMV241 =      0.000       AMV242 =      0.000       AMV243 =      0.000
 AMV244 =      0.000       AMV245 =      0.000       AMV246 =      0.000
 AMV247 =      0.000       AMV248 =      0.000       AMV249 =      0.000

 AMV250 =      0.000       AMV251 =      0.000       AMV252 =      0.000
 AMV253 =      0.000       AMV254 =      0.000       AMV255 =      0.000
 AMV256 =      0.000
=>>
```

Figure 7.9 AMV Report

MIRRORED BITS Remote Analog Metering

Use the **MET ANA** command to display the analog values used with MIRRORED BITS communications, as shown in *Table 7.5*.

Table 7.5 Information Available With the MET ANA Command

Command	Information
MET ANA	Analog value in channel A Analog value in channel B

This page intentionally left blank

SECTION 8

Monitoring

The relay provides extensive capabilities for monitoring substation components. Most SEL-400 series relays provide the following useful features:

- *Circuit Breaker Monitor on page 8.1*
- *Station DC Battery System Monitor on page 8.21*

This section describes monitoring capabilities that are common to many SEL-400 series relays. Some relays include additional monitoring capabilities that are not common to other SEL-400 series relays. See the relay-specific instruction manuals to determine the specific monitoring features available in each relay.

Circuit Breaker Monitor

The relay features advanced circuit breaker monitoring. *Figure 8.1* shows that the relay processes phase currents, circuit breaker auxiliary contacts, and the substation dc battery voltages to detect out-of-tolerance and maximum life circuit breaker parameters. These parameters include current interrupted, operating times, and contact wear. By using relay monitoring, maintenance personnel can determine the extent of a developing circuit breaker problem and select an appropriate response to correct the problem. These monitoring features are available online in real-time; you can detect impending problems immediately. The result is better power system reliability and improved circuit breaker life expectancy.

NOTE: This section lists settings for Circuit Breaker 1. The number of circuit breakers and the circuit breaker references vary between relays. See the product-specific instruction manual for the specific breakers available for circuit breaker monitoring.

One of the many circuit breaker monitor features is the circuit breaker contact wear monitor. The relay tracks the number of circuit breaker close-open operations and respective fault interrupting levels for each of two circuit breakers. The relay uses data from the circuit breaker manufacturer to compare the recorded operational data with the manufacturer's recommended maintenance requirements. The relay notifies you when each set of circuit breaker pole contacts exceeds preset wear thresholds. Using this information, you can operate your substation more economically by accurately scheduling circuit breaker maintenance.

You can also collect the following data on these circuit breaker parameters:

- Circuit breaker wear
- Electrical operating time
- Mechanical operating time
- Circuit breaker inactivity time
- Interrupted current
- Pole scatter (for single-pole breakers only)
- Pole discrepancy (for single-pole breakers only)
- Motor run time




Figure 8.1 Intelligent Circuit Breaker Monitor

You can program the relay to alarm when any of the above quantities exceed a preset threshold. In addition, the relay stores a 128-event circuit breaker history in nonvolatile memory. The circuit breaker history report includes circuit breaker mechanical operation times, electrical operation times, interrupted currents, and other important parameters. The alarm and reporting features help you operate your substation safely and reliably.

Enabling the Circuit Breaker Monitor

NOTE: Some SEL-400 series relays do not support single-pole tripping breakers. In these cases, the corresponding BK*n*TYP setting is not available and only information related to three-pole breakers will be available.

Enable and configure the relay circuit breaker monitor by using the settings listed in *Table 8.1* for each of two possible circuit breakers. Power system circuit breakers are either single-pole tripping or three-pole tripping circuit breakers; set the relay for the circuit breaker type that the relay controls. For a single-pole tripping circuit breaker, set BK1TYP := 1, and for a three-pole tripping circuit breaker, set BK1TYP := 3. The factory-default setting is BK1TYP := 1. Be sure to configure the relay with the settings that match your circuit breakers.

NOTE: Some SEL-400 series relays use a BK_SEL setting to list enabled breakers, rather than the EB*n*MON settings shown here.

Table 8.1 Circuit Breaker Monitor Configuration

Name	Description	Range
EB1MON	Enable Circuit Breaker 1 monitoring	Y, N
BK1TYP	Circuit Breaker 1 type	1, 3
EB2MON	Enable Circuit Breaker 2 monitoring	Y, N
BK2TYP	Circuit Breaker 2 type	1, 3

Circuit Breaker Contact Wear Monitor

The circuit breaker contact wear monitor in the relay provides information that helps you schedule circuit breaker maintenance. This monitoring function accumulates the number of close-open operations and integrates the per-phase current during each opening operation. The relay compares this information to a predefined circuit breaker maintenance curve to calculate the percent contact wear on a per-pole basis.

The circuit breaker maintenance curve also incorporates the accumulated fault current arcing time (ΣI^2t), assuming an identical arcing time for each trip. You can obtain the one-cycle arcing time from circuit breaker manufacturer data.

The relay updates and stores the contact wear information and the number of trip operations in nonvolatile memory. You can view this information through any communications port.

Any phase wear percentage that exceeds the threshold setting B1BCWAT asserts the alarm Relay Word bit, B1BCWAL, for Circuit Breaker 1. You can use this Relay Word bit in a SELOGIC control equation to alert operations personnel, or you can control other functions such as blocking reclosing. The relay limits the maximum reported circuit breaker wear percentage to 150 percent.

NOTE: In the following discussion, three elements are specified, one for each phase: ϕ = A, B, and C.

The relay integrates currents and increments the trip counters for the contact wear monitor each time the SELOGIC control equation BM1TRPϕ asserts. Set the logic for this function from a communications port with the **SET M** ASCII command, with the ACSELERATOR QuickSet SEL-5030 software program **Breaker Monitor Settings** tree view, or by using the front-panel SET/SHOW menu. (See *Making Simple Settings Changes on page 3.15* for information on setting the relay by using these methods.) The default settings cause the contact wear monitor to integrate and increment each time the relay trip logic asserts.

Perform the following specific steps to use the circuit breaker contact wear monitor:

Step 1. Enable the circuit breaker monitor.

Step 2. Load the manufacturer's circuit breaker maintenance data.

Step 3. Preload any existing circuit breaker wear (if setting up the contact wear monitor on a circuit breaker with preexisting service time).

Step 4. Program the SELOGIC control equations for trip and close conditions.

Enable the Circuit Breaker Monitor

You must enable the circuit breaker monitor before you load the manufacturer's data, preload any existing circuit breaker wear, and set the trip initiate and close initiate SELOGIC control equations. Set the circuit breaker monitor enable setting EB*x*MON to Y (for Yes) for Breaker *x*.

Load Manufacturer Circuit Breaker Maintenance Data

Load the maintenance data supplied by the circuit breaker manufacturer. Circuit breaker maintenance information lists the number of permissible operating cycles (close/open operations) for a given current interruption level. *Table 8.2* shows typical circuit breaker maintenance information from an actual SF6 circuit breaker. The *Figure 8.2* log/log plot is the circuit breaker maintenance curve, produced from the *Table 8.2* data.

Table 8.2 Circuit Breaker Maintenance Information—Example (Sheet 1 of 2)

Current Interruption Level (kA)	Permissible Close/Open Operations
0.00–1.2	10000
2.00	3700
3.00	1500
5.00	400
8.00	150

Table 8.2 Circuit Breaker Maintenance Information—Example (Sheet 2 of 2)

Current Interruption Level (kA)	Permissible Close/Open Operations
10.00	85
20.00	12




Figure 8.2 Circuit Breaker Maintenance Curve (Manufacturer's Data)

The three set points necessary to reproduce this circuit breaker maintenance curve in the relay are listed in *Table 8.3* for Circuit Breaker 1. *Figure 8.3* shows how to determine these three set points from the maintenance curve shown in *Figure 8.2*.

Table 8.3 Contact Wear Monitor Settings—Circuit Breaker 1

Setting	Definition	Range
B1COSP1	Close/open set point 1—max	0–65000 close/open operations
B1COSP2	Close/open set point 2—mid	0–65000 close/open operations
B1COSP3	Close/open set point 3—min	0–65000 close/open operations
B1KASP1[a]	kA interrupted set point 1—min	1.0–999 kA in 0.1-kA steps
B1KASP2	kA interrupted set point 2—mid	1.0–999 kA in 0.1-kA steps
B1KASP3[a]	kA interrupted set point 3—max	1.0–999 kA in 0.1-kA steps

[a] The ratio of settings B1KASP3/B1KASP1 must be in the range: 5 ≤ B1KASP3/B1KASP1 ≤ 100.




Figure 8.3 Circuit Breaker Contact Wear Curve With Relay Settings

Circuit Breaker Contact Wear Curve Details

Circuit breaker maintenance information from the two end values of *Table 8.2* or *Figure 8.2* determine set point (B1KASP1, B1COSP1) and set point (B1KASP3, B1COSP3) for the contact wear curve of *Figure 8.3*. Set point (B1KASP2, B1COSP2) is the middle maintenance point in these data. There are two philosophies for selecting the middle set point. One method places the middle set point to provide the best "curve-fit" for your plot of the manufacturer's circuit breaker maintenance data (shown in *Figure 8.2*). Another philosophy is to set the middle point based on actual experience or fault studies of the typical system faults.

Example 8.1 Creating the Circuit Breaker Contact Wear Curve

Acquire the manufacturer's maintenance information (this example uses the data of *Table 8.2* for Circuit Breaker 1). If you receive the data in tabular form, plot the manufacturer's maintenance information on log/log paper in a manner similar to *Figure 8.2*.

Choose the left and right set points from the extremes of the curve you just plotted. Select the left set point on the contact wear curve corresponding to (B1KASP1, B1COSP1) by setting B1KASP1 := 1.2 and B1COSP1 := 10000. Plot the right set point (B1KASP3, B1COSP3) by setting B1KASP3 := 20.0 and B1COSP3 := 12.

Choose the midpoint of the contact wear curve based on your experience and system fault studies. The majority of operations for a typical circuit breaker are to interrupt single-line-to-ground faults. Therefore, plot the midpoint (B1KASP2, B1COSP2) by setting B1KASP2 at or slightly greater than the expected single-line-to-ground fault current: B1KASP2 := 8.0 and B1COSP2 := 150.

There are two other notable portions of the circuit breaker contact wear curve in *Figure 8.3*. The curve is horizontal below the left set point (B1KASP1, B1COSP1). This is the close/open operation limit regardless of interrupted current value (for the *Example 8.1* circuit breaker, this is at B1COSP1 := 10000). Some manufacturers call this point the mechanical circuit breaker service life.

Another part of the circuit breaker maintenance curve falls vertically at the right set point (B1KASP3, B1COSP3). This is the maximum interrupted current limit (for the *Example 8.1* circuit breaker, this is at B1KASP3 := 20.0). If the interrupted current exceeds setting B1KASP3, the relay sets contact wear at 105 percent.

Example 8.2 I^2t Criteria Application

Some circuit breaker manufacturers do not provide a circuit breaker maintenance curve, but specify the accumulated fault current arcing time (ΣI^2t) for circuit breaker maintenance. For example, manufacturer's data specify ΣI^2t per phase at 750 kA^2 seconds for a particular circuit breaker, at a rated arcing duration for each trip of 1 cycle. The circuit breaker maximum interrupting current rating is 40 kA, and the continuous load current rating is 2 kA.

You can construct the contact wear curve for this circuit breaker from the specified ΣI^2t. Choose B1KASP1 := 2.0 (the continuous current rating) and B1KASP3 := 40.0 (the maximum interrupting current rating). Choose the middle of the contact wear curve based on experience and system fault studies. The majority of faults a typical circuit breaker interrupts are single-line-to-ground faults. Therefore, set B*n*KASP2 at or slightly greater than the expected single-line-to-ground fault current (B1KASP2 := 10.0 kA in this example). Using the following equations, calculate these settings points to obtain the number of close/open operations:

$$B1COSP1 = \frac{\sum I^2t}{(B1KASP1)^2 \bullet t_{arc}} = \frac{750}{2^2 \bullet (0.01667 \bullet 1)} := 11250$$

Equation 8.1

$$B1COSP2 = \frac{\sum I^2t}{(B1KASP2)^2 \bullet t_{arc}} = \frac{750}{10^2 \bullet (0.01667 \bullet 1)} := 450$$

Equation 8.2

$$B1COSP3 = \frac{\sum I^2t}{(B1KASP3)^2 \bullet t_{arc}} = \frac{750}{40^2 \bullet (0.01667 \bullet 1)} := 28$$

Equation 8.3

In these equations, t_{arc} is the arcing time in seconds; $t_{arc} = (1/f_{NOM}) \bullet$ (arc duration in cycles); f_{NOM} is the nominal power system frequency (50 Hz or 60 Hz). These calculations show the number of close/open operations rounded to the nearest unit.

Preloading Contact Wear Data

Upon the first commissioning of the relay, the associated circuit breakers can already have some wear. You can preload a separate amount of wear for each pole of each circuit to preload existing contact wear data. The relay accepts integer values of percentage wear as great as 100 percent. The relay adds the incremental contact wear at the next circuit breaker monitor initiation (and at all subsequent initiations) to the preloaded value to obtain a total wear value. The limit for reporting circuit breaker contact wear is 150 percent for each pole.

Program the SELOGIC Control Equations for Trip and Close Conditions

Circuit Breaker Monitor Trip Initiation Settings: BM1TRPϕ

NOTE: In the following discussion, three elements are specified. There is one element for each phase: ϕ = A, B, and C. With three-pole breakers, only phase A is used to represent the entire breaker. Some three-pole relays include A in the names and others disregard it.

The relay employs SELOGIC control equations to initiate the circuit breaker monitor. For Circuit Breaker 1, this setting is BM1TRPϕ. These SELOGIC control equations use Relay Word bits to determine when the circuit breaker monitor accumulates circuit breaker operating parameters from phases A, B, and C. When detecting a rising edge (a transition from logical 0 to logical 1) of the initiation settings, the relay accumulates the interrupted rms currents and advances the trip counter by one count. There are separate current accumulators and trip counters for each circuit breaker pole. *Table 8.4* shows the factory-default settings for circuit breaker monitor initiation.

NOTE: Factory defaults differ for single-pole tripping and three-pole tripping. Three-pole tripping uses the single setting BM1TRPA for all three poles.

Table 8.4 Circuit Breaker Monitor Initiate SELOGIC Control Equations

Name	Description	Comment[a]
BM1TRPA	BK1 monitor initiate equation	If BK1TYP := 3
BM1TRPA	A-Phase BK1 monitor initiate equation	If BK1TYP := 1
BM1TRPB	B-Phase BK1 monitor initiate equation	If BK1TYP := 1
BM1TRPC	C-Phase BK1 monitor initiate equation	If BK1TYP := 1

[a] See *Table 8.1*.

Initiation settings can include both internal and external tripping conditions. To capture trip information initiated by devices other than the relay, you must program the SELOGIC control equation BM1TRPϕ to sense these trips.

Example 8.3 Circuit Breaker Monitor External Trip Initiation

Connect external trip signals to the relay control inputs. This example uses input IN201; you can use any control inputs that are appropriate for your installation. Control Input IN201, an optoisolated input, is located on the relay I/O Interface Board #1.

If you want Circuit Breaker Monitor 1 to initiate for the trip elements TPA1, TPB1, and TPC1, or for external trips, set these SELOGIC control equations from the **SET M** ASCII command or the QuickSet **Breaker Monitor Settings** tree view:

BK1TYP := **1** Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)

BM1TRPA := **TPA1 OR IN201** Breaker Monitor A-Phase Trip Initiate—BK1

BM1TRPB := **TPB1 OR IN202** Breaker Monitor B-Phase Trip Initiate—BK1

BM1TRPC := **TPC1 OR IN203** Breaker Monitor C-Phase Trip Initiate—BK1

Example 8.4 Using a Control Input to Capture External and Internal Trip Commands

You can also capture all trip information for circuit breaker trips by using a relay control input to monitor the trip bus for the given circuit breaker. *Figure 8.4* shows an illustration of this method in which IN206 connects to the Circuit Breaker 1 A-Phase trip bus (via a parallel connection across the trip bus), and asserts for any trip from any source. This example uses inputs IN206; you can use any control inputs that are appropriate for your installation. Vdc for this example is 125 Vdc.




Figure 8.4 Trip Bus Sensing With Relay Input IN206

Many U.S. substation trip bus configurations have an incandescent trip indicator lamp from the battery + terminal to the trip bus. This lamp presents an impedance that can provide sufficient "pull-up" on the trip bus to falsely assert the control input. The worst case for this condition occurs when the circuit breaker is open (auxiliary circuit breaker (52A) contact in *Figure 8.4* is open). You can change the input debounce time IN206PU for slow or noisy mechanical switches; the default debounce time of 1/8 cycle should be sufficient for most trip bus arrangements.

Use the **SET G** (GLOBAL) command or the QuickSet **Global > Control Inputs Settings** tree view to confirm that the debounce time (settings IN206PU and IN206DO) are correct for your trip bus control voltage. You must enable independent control input conditioning by using Global setting EICIS. Enter these settings:

EICIS := **Y** Independent Control Input Settings (Y, N)

IN206PU := **0.1250** Input IN206 Pickup Delay (0.0000–5 cyc)

IN206DO := **0.1250** Input IN206 Dropout Delay (0.0000–5 cyc)

BM1TRPA := **IN206** Breaker Monitor Trip—BK1 (SELOGIC Equation)

Use this procedure to cause the circuit breaker monitor to initiate for either external or internal Circuit Breaker 1 A-Phase trips.

Circuit Breaker Monitor Close Initiation Settings: BM1CLSϕ

NOTE: In the following discussion, three elements are specified. There is one element for each phase: ϕ = A, B, and C. With three-pole breakers, only phase A is used to represent the entire breaker. Some three-pole relays include A in the names and others drop it.

The relay employs SELOGIC control equations to initiate the circuit breaker monitor duration timers for close functions. For Circuit Breaker 1, this setting is BM1CLSϕ. These SELOGIC control equations use Relay Word bits to determine when the circuit breaker monitor times mechanical closing, electrical closing, and pole scatter. *Table 8.5* shows the factory-default settings for circuit breaker monitor close initiation.

Table 8.5 Circuit Breaker Monitor Close SELOGIC Control Equations

Name	Description	Comment[a]
BM1CLSA	Breaker Monitor 1 close equation	If BK1TYP := 3
BM1CLSA	Breaker Monitor 1 A-Phase close equation	If BK1TYP := 1
BM1CLSB	Breaker Monitor 1 B-Phase close equation	If BK1TYP := 1
BM1CLSC	Breaker Monitor 1 C-Phase close equation	If BK1TYP := 1

[a] See *Table 8.1*.

As in *Example 8.4* (connection of the trip bus to a control input), you can also capture the circuit breaker close information by using a relay input to monitor the close bus for the given circuit breaker.

Other Circuit Breaker Monitor Functions

kA Interrupt Monitoring

The relay monitors the amount of phase current that each pole of the circuit breaker interrupts at each trip operation. The relay records the interrupted current as a percentage of the circuit breaker maximum interrupting rating specified by the manufacturer. Set the maximum interruption current with setting B1MKAI (Maximum kA Interrupt Rating—BK1). If the percent of current interrupt that the relay records exceeds threshold setting B1KAIAT (kA Interrupt Capacity Alarm Threshold—BK1), the relay asserts breaker monitor alarm Relay Word bit B1KAIAL.

Mechanical Operating Time

The mechanical operating time is the time between trip initiation or close initiation and the associated phase circuit breaker 52A normally open contact status change. (Assertion of 52Aϕ1 indicates that a particular circuit breaker phase has closed). The relay measures the tripping times for each phase from the assertion of the respective BM1TRPϕ Relay Word bit to the dropout of the respective 52Aϕ1 Relay Word bit. Similarly, for mechanical closing time, the relay measures the closing times for each phase from the assertion of the BM1CLSϕ Relay Word bit to the pickup of the 52Aϕ1 Relay Word bit. The relay compares these tripping or closing times to the mechanical slow operation time thresholds for tripping and closing, B1MSTRT and B1MSCLT, respectively. The relay issues a mechanical slow operation alarm, B1MSOAL, for 5 seconds when trip or close times exceed these thresholds. See *Figure 8.5* for a Circuit Breaker 1 A-Phase timing diagram.




Figure 8.5 Mechanical Operating Time for Circuit Breaker 1 A-Phase

Example 8.5 Mechanical Operating Time Settings

Use Circuit Breaker 1, a single-pole tripping circuit breaker, for this example. Connect the circuit breaker normally open 52A contacts through station battery power to IN201, IN202, and IN203. This example uses inputs IN201, IN202, and IN203 for A-, B-, and C-Phases, respectively; you can use any control inputs that are appropriate for your installation. The control voltage for this example is 125 Vdc.

Control Inputs IN201–IN203 are direct-coupled inputs.

Set the Relay Word bits to respond to these inputs.

52AA1 := **IN201** A-Phase N/O Control Input—BK1 (SELOGIC Equation)

52AB1 := **IN202** B-Phase N/O Control Input—BK1 (SELOGIC Equation)

52AC1 := **IN203** A-Phase N/O Control Input—BK1 (SELOGIC Equation)

Connect external trip signals to IN301, IN302, and IN303, and external close signals to IN304, IN305, and IN306 for the A-, B-, and C-Phases, respectively. Use the default settings for input conditioning (debounce time and assertion level), as with inputs IN201 to IN203 above.

Set the mechanical operating time threshold for the slow trip alarm (B1MSTRT) to 30 ms, and the slow close alarm threshold (B1MSCLT) to 70 ms. Use your company standard practices to determine these settings for your application. For this example, enter the following settings:

B1MSTRT := **30** Mechanical Slow Trip Alarm Threshold—BK1 (1–999 ms)

B1MSCLT := **70** Mechanical Slow Close Alarm Threshold—BK1 (1–999 ms)

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

BK1TYP := **1** Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)

BM1TRPA := **TPA1 OR IN301** Breaker Monitor A-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPB := **TPB1 OR IN302** Breaker Monitor B-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPC := **TPC1 OR IN303** Breaker Monitor C-Phase Trip—BK1 (SELOGIC Equation)

Example 8.5 Mechanical Operating Time Settings (Continued)

BM1CLSA := **BK1CL OR IN304** Breaker Monitor A-Phase Close—BK1 (SELOGIC Equation)

BM1CLSB := **BK1CL OR IN305** Breaker Monitor B-Phase Close—BK1 (SELOGIC Equation)

BM1CLSC **:= BK1CL OR IN306** Breaker Monitor C-Phase Close—BK1 (SELOGIC Equation)

Assertion of the Relay Word bit B1MSOAL indicates any one of the following four conditions:

- The mechanical operating time for a trip operation exceeds 30 ms (the slow trip alarm setting)
- The mechanical operating time for a close operation exceeds 70 ms (the slow close setting)
- No 52Aϕ1 status change occurred during the time B1MSTRT plus approximately 100 ms after trip initiation (a trip time-out condition)
- No 52Aϕ1 status change occurred during the time B1MSCLT plus approximately 100 ms after close initiation (a close time-out condition)

The relay makes a further check on the auxiliary circuit breaker (52A) contacts by testing whether these circuit breaker contacts have changed state within approximately 100 ms after the end of the trip or close threshold times. Thus, this additional check serves as the trip time-out and close time-out condition. This check verifies that the circuit breaker actually closed or opened, and it alerts you if maintenance is required on the circuit breaker mechanical linkages or auxiliary (52) contacts.

Electrical Operating Time

The electrical operating time is the time between trip or close initiation and an open-phase status change. For both circuit breakers, the relay measures the tripping time for each phase from the assertion of the BM1TRPϕ Relay Word bit to the time the relay detects an open-phase condition. Similarly, the relay measures electrical operating time for closing each phase from the assertion of BM1CLSϕ to the restoration of phase quantities. The relay compares these tripping or closing times to the electrical slow operation time thresholds for tripping and closing, B1ESTRT and B1ESCLT, respectively. The relay issues an electrical slow operation alarm, B1ESOAL, for 5 seconds when trip or close times exceed these thresholds. *Figure 8.6* shows the timing diagram for the A-Phase pole of Circuit Breaker 1.




Figure 8.6 Electrical Operating Time for Circuit Breaker 1 A-Phase

Primary load/fault current can indicate contact closing, contact opening, and arc extinction, depending upon the actual circuit breaker monitor setup. You can detect problems within the circuit breaker arcing chamber by timing the interval from trip/close initiation to electric arc extinction.

Example 8.6 Electrical Operating Time Settings

Use Circuit Breaker 1, a single-pole tripping circuit breaker, for this example. Connect external trip signals to IN201, IN202, and IN203, and external close signals to IN204, IN205, and IN206 for the A-, B-, and C-Phases, respectively. This example uses control inputs IN201–IN206; you can use any control inputs that are appropriate for your installation. The control voltage for this example is 125 Vdc.

Control Inputs IN201–IN206 are located on the relay I/O Interface board #1.

Set the electrical operating time threshold for the slow trip alarm (B1ESTRT) at 25 ms, and the slow close alarm threshold (B1ESCLT) at 65 ms. Use your company standard practices to determine these settings for your application. For this example, enter the following settings.

B1ESTRT := **25** Electrical Slow Trip Alarm Threshold—BK1 (1–999 ms)

B1ESCLT := **65** Electrical Slow Close Alarm Threshold—BK1 (1–999 ms)

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

BK1TYP := **1** Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)

BM1TRPA := **TPA1 OR IN201** Breaker Monitor A-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPB := **TPB1 OR IN202** Breaker Monitor B-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPC := **TPC1 OR IN203** Breaker Monitor C-Phase Trip—BK1 (SELOGIC Equation)

BM1CLSA := **BK1CL OR IN204** Breaker Monitor A-Phase Close—BK1 (SELOGIC Equation)

Example 8.6 Electrical Operating Time Settings (Continued)

BM1CLSB := **BK1CL OR IN205** Breaker Monitor B-Phase Close—BK1 (SELOGIC Equation)

BM1CLSC := **BK1CL OR IN206** Breaker Monitor C-Phase Close—BK1 (SELOGIC Equation)

Assertion of the Relay Word bit B1ESOAL indicates any one of the following four conditions:

- The electrical operating time for a trip operation exceeds 25 ms (the slow trip alarm setting)
- The electrical operating time for a close operation exceeds 65 ms (the slow close setting)
- No pole-open logic status change occurred during the time B1ESTRT plus approximately 100 ms after trip initiation (a trip time-out condition)
- No pole-open logic status change occurred during the time B1ESCLT plus approximately 100 ms after close initiation (a close time-out condition)

The relay further checks the circuit breaker by testing whether the circuit breaker has interrupted or restored current within 100 ms after the end of the trip or close threshold times. Thus, this additional check serves as the trip time-out and close time-out condition. This verifies that the circuit breaker actually closed or opened, and alerts you if maintenance is required on circuit breaker mechanical linkages.

Pole Scatter

The relay records and compares the operation time of each circuit breaker pole to detect time deviations between pairs of circuit breaker poles when tripping and closing all three poles simultaneously on single-pole-capable circuit breakers. The relay measures the differences in operating times resulting from auxiliary circuit breaker (52A) contact status changes. The logic compares the operation time of each individual circuit breaker pole against the time for each of the other poles. The relay triggers an alarm, B1PSAL, for any time deviation greater than the preset time threshold settings B1PSTRT and B1PSCLT for Circuit Breaker 1.

NOTE: Pole scatter applies only to single-pole mechanism circuit breakers (BK1TYP := 1). These circuit breakers have an auxiliary circuit breaker (52A) contact for each phase.

Figure 8.7 shows the operating time for each pole (A, B, and C) of Circuit Breaker 1. TAB represents the operating time deviation between poles A and B. TBC is the time between B and C, and TCA is the time between C and A. Once activated, the pole scatter alarm remains asserted for five seconds.




Figure 8.7 Timing Illustration for Pole Scatter at Trip

Example 8.7 Pole Scatter Settings

Use Circuit Breaker 1, a single-pole tripping circuit breaker, for this example. This example uses control inputs IN301, IN302, and IN303 for the A-, B-, and C-Phases, respectively; you can use any control inputs that are appropriate for your installation.

The control voltage for this example is 125 Vdc. Control Inputs IN301–IN303 are located on I/O Board #3. Connect the circuit breaker normally open auxiliary circuit breaker (52A) contacts through station battery power to IN301, IN302, and IN303.

Set the relay to respond to these inputs by using the QuickSet **Breaker Monitor (SET M)** settings:

52AA1 := **IN301** A-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

52AB1 := **IN302** B-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

52AC1 := **IN303** C-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

Connect external trip signals to IN201, IN202, and IN203, and external close signals to IN204, IN205, and IN206 for the A-, B-, and C-Phases, respectively. This example uses control inputs IN201–IN206; you can use any control inputs that are appropriate for your installation.

Set the pole scatter trip alarm time threshold (B1PSTRT) at 4 ms, the pole scatter close alarm time threshold (B1PSCLT) at 6 ms, and the pole discrepancy time delay (B1PDD) at 1400 ms. Use your company standard practices to determine these settings for your application. For this example, enter the following settings:

B1PSTRT := **4** Pole Scatter Trip Alarm Threshold—BK1 (1–999 ms)

B1PSCLT := **6** Pole Scatter Close Alarm Threshold—BK1 (1–999 ms)

B1PDD := **1400** Pole Discrepancy Time Delay—BK1 (1–9999 ms)

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

BK1TYP := **1** Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)

BM1TRPA := **TPA1 OR IN201** Breaker Monitor A-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPB := **TPB1 OR IN202** Breaker Monitor B-Phase Trip—BK1 (SELOGIC Equation)

BM1TRPC := **TPC1 OR IN203** Breaker Monitor C-Phase Trip—BK1 (SELOGIC Equation)

BM1CLSA := **BK1CL OR IN204** Breaker Monitor A-Phase Close—BK1 (SELOGIC Equation)

BM1CLSB := **BK1CL OR IN205** Breaker Monitor B-Phase Close—BK1 (SELOGIC Equation)

BM1CLSC := **BK1CL OR IN206** Breaker Monitor C-Phase Close—BK1 (SELOGIC Equation)

Example 8.7 Pole Scatter Settings (Continued)

If any of the pole-open times (TAB, TBC, and TCA in *Figure 8.7*) exceed 4 ms, or if any of the pole close times exceed 6 ms, the relay asserts the Relay Word bit B1PSAL. Assertion of B1PSAL indicates any one of the following four conditions:

- The pole scatter time for trip operation exceeds the alarm setting time (4 ms)
- The pole scatter time for close operation exceeds the alarm setting time (6 ms)
- One phase auxiliary circuit breaker (52A) contact status change exceeds B1PSTRT plus approximately 5 ms after the trip initiation
- One phase auxiliary circuit breaker (52A) contact status change exceeds B1PSCLT plus approximately 5 ms after the close initiation

Note that the relay provides a time out of approximately 200 ms after the trip or 300 ms after the close threshold to end detection of pole scatter alarms.

Pole Discrepancy

The relay continuously monitors the status of each circuit breaker pole to detect open or close deviations among the three poles. In addition, at tripping and closing, the relay measures the differences in operating times during the auxiliary circuit breaker (52A) contact status changes or open-phase logic operation. The relay triggers an alarm Relay Word bit, B1PDAL, if the status of any pole compared to another pole exceeds the time window setting B1PDD for the circuit breaker.

NOTE: Pole discrepancy applies only to single-pole mechanism circuit breakers (BK1TYP := 1). These circuit breakers have an auxiliary circuit breaker (52A) contact output for each phase.

You can set the relay to use the current flowing through the circuit breaker to supervise pole discrepancy timing of the auxiliary circuit breaker (52A) contacts. Enable this supervision by setting E1PDCS to Y for Circuit Breaker 1.

Pole discrepancy setting B1PDD should be longer than the single-pole reclosing dead time.

B1PDD := (SPOID + circuit breaker pole operating time + contact latency) • 1.2

Equation 8.4

where:

SPOID is the single-pole open interval time and the factor 1.2 is a safety factor.

Round this time to the next higher hundreds of milliseconds value to give the pole discrepancy setting.

Figure 8.8 shows a Circuit Breaker 1 operation where Pole B closes first, followed by Pole C; Pole A closes slowly. If the time from a change in 52AB1 to the change in 52AA1 exceeds the pole discrepancy time threshold setting B1PDD, then the relay asserts the B1PDAL alarm. Once activated, the relay asserts the pole discrepancy alarm for five seconds.




Figure 8.8 Pole Discrepancy Measurement

Example 8.8 Pole Discrepancy Alarm for Circuit Breaker 1–No Other Circuit Breaker Monitor Functions

Use Circuit Breaker 1, a single-pole tripping circuit breaker, for this example. This example uses control inputs IN301, IN302, and IN303 for the A-, B-, and C-Phases, respectively; you can use any control inputs that are appropriate for your installation.

The control voltage for this example is 125 Vdc. Control Inputs IN301–IN303 are located on I/O Board #2. Connect the circuit breaker normally open auxiliary circuit breaker (52A) contacts through station battery power to IN301, IN302, and IN303.

Set the relay internal Relay Word bits to respond to these inputs by using the QuickSet **Breaker Monitor (SET M)** settings:

52AA1 := **IN301** A-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

52AB1 := **IN302** B-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

52AC1 := **IN303** C-Phase Normally Open Control Input—BK1 (SELOGIC Equation)

Connect external trip signals to IN301, IN302, and IN303, and external close signals to IN304, IN305, and IN306 for the A-, B-, and C-Phases, respectively. This example uses control inputs IN301–IN306; you can use any control inputs that are appropriate for your installation.

Set the pole discrepancy time delay (B1PDD) at 1400 ms. This time delay assumes a dead time of 1000 ms plus a pole closing time of 100 ms (including contact latency), plus 20 percent (for security), rounded to the next higher hundreds of milliseconds value. This pole discrepancy time is longer than the single-pole open interval time default of 900 ms; confirm that this is the case for your application settings.

Enter the following settings:

B1PDD := **1400** Pole Discrepancy Time Delay—BK1 (1–9999 ms)

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

BK1TYP := **1** Breaker 1 Trip Type (Single Pole = 1, Three Pole = 3)

The pole discrepancy timing window is B1PDD := 1400 (ms). Assertion of the Relay Word bit B1PDAL indicates that the status of the three Circuit Breaker 1 poles disagrees for 1400 ms or longer.

Circuit Breaker Inactivity Time Elapsed

The relay circuit breaker inactivity time monitor detects the elapsed time (measured in days) since the last trip or close operation of a circuit breaker. Use setting B1ITAT to set the circuit breaker inactivity time. An alarm Relay Word bit, B1BITAL, asserts if the elapsed time exceeds a predefined setting. This alarm is useful to detect circuit breakers that are not operated on a regular basis. These circuit breakers can fail to operate when needed to perform a protection trip.

Example 8.9 Inactivity Time Settings

Use Circuit Breaker 1 for this example. To assert an alarm if Circuit Breaker 1 has not operated within the last 365 days, enter the following settings:

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

B1ITAT := **365** Inactivity Time Alarm Threshold—BK1 (N, 1–9999 days)

Assertion of the Relay Word bit B1BITAL indicates that it has been more than 365 days since the last Circuit Breaker 1 operation.

When testing the inactivity timer, you must measure actual relay clock transitions across time 00:00:00.000 (to increment the day counter). If you set the relay to a specific date, enable the circuit breaker monitor (EB1MON := Y), then advance the date setting to a new date, the inactivity timer shows only one day of elapsed time.

Motor Running Time

The relay circuit breaker monitor measures circuit breaker motor running time. Depending on your circuit breaker, you can use the motor running time to monitor the charge time of the circuit breaker springs or the running time of the compressed air motor. An alarm asserts if the elapsed motor running time exceeds the predefined threshold setting B1MRTAT.

Setting B1MRTIN is a SELOGIC control equation to activate the motor running timer. The rising edge of B1MRTIN indicates the motor starting time; a falling edge indicates the motor stop time. The motor running time logic asserts the alarm Relay Word bit, B1MRTAL, for 5 seconds when the motor running time exceeds the predefined threshold. Setting B1MRTIN to logical 0 disables the motor running time feature of the circuit breaker monitor.

Example 8.10 Motor Running Time Settings

Use Circuit Breaker 1 for this example.

Connect the motor control contact to IN207. This example uses control input IN207; you can use any control inputs that are appropriate for your installation.

To determine the motor run time value, take the circuit breaker out of service by using your company standard circuit breaker maintenance policy. Issue a trip and close command while you measure the time that the circuit breaker motor requires for recharging the spring or reestablishing the return air pressure to normal. Add 20 percent to this time measurement to avoid false alarms. Use the resulting time value for the motor running time alarm setting B1MRTAL.

Example 8.10 Motor Running Time Settings (Continued)

The control voltage for this example is 125 Vdc. Control Input IN207 is located on the relay I/O Interface board #1.

The recharge time measurement for this circuit breaker was 20 seconds; add 20 percent (4 seconds) to give an alarm time of 24 seconds. To set the motor running time alarm threshold at 24 seconds, enter the following settings:

EB1MON := **Y** Breaker 1 Monitoring (Y, N)

B1MRTIN := **IN207** Motor Run Time Control Input—BK1 (SELOGIC Equation)

B1MRTAT := **24** Motor Run Time Alarm Threshold—BK1 (1–9999 seconds)

Assertion of the Relay Word bit B1MRTAL indicates the following condition: motor running time exceeds 24 seconds because IN207 was asserted for more than 24 seconds.

BREAKER Command

Use the **BRE** command to access vital information about the condition of substation circuit breakers and preset or reset circuit breaker monitor data. The relay monitors two separate circuit breakers; you must specify Circuit Breaker 1 and Circuit Breaker 2 for most **BRE** commands. *Table 8.6* shows the **BRE** commands. For more information on the **BRE** command, see *BREAKER on page 14.4*.

Table 8.6 BRE Command

Command	Description	Access Level
BRE C A	Clear all circuit breaker monitor data to zero.	B, P, A, O, 2
BRE *n* C[a]	Clear Circuit Breaker *n* data to zero.	B, P, A, O, 2
BRE *n*[a]	Display the breaker report for the most recent Circuit Breaker *n* operation.	1, B, P, A, O, 2
BRE *n* H[a]	Display history data for the last 128 Circuit Breaker *n* operations.	1, B, P, A, O, 2
BRE *n* P[a]	Preload previously accumulated Circuit Breaker *n* data.	B, P, A, O, 2

[a] *n* is the breaker reference.

The **BRE *n* C** command resets the accumulated circuit breaker monitor data for Circuit Breaker *n*. The clear command **BRE C A** clears all data for both circuit breakers.

The **BRE *n*** command displays the circuit breaker report for the most recent Circuit Breaker *n* operation.

You can also reset the circuit breaker report with Global SELOGIC setting RST_BK*n* for the Circuit Breaker *n* report. You must first set EDRSTC (Data Reset Control) to Y to access these Global settings.

The relay also displays the operation summary and the circuit breaker alarms. When the circuit breaker maintenance curve reaches 150 percent for a particular pole, the percentage wear for this pole remains at 150 percent (even if additional current is interrupted) until reset. However, the relay continues to advance the operation counter to as many as 9999999 operations per pole until reset. Accumulated circuit breaker wear/operations data are retained if the relay loses power or if the circuit breaker monitor is disabled (EB*n*MON := N).

Circuit Breaker Report

Figure 8.9 shows a sample breaker report (with typical data). The relay reports dc battery monitor voltages for the minimum dc voltage during a 20-cycle period at circuit breaker monitor trip initiation (BM1TRPϕ) and for a 30-cycle window at circuit breaker monitor close initiation (BM1CLSϕ). The circuit breaker report contains data only for options that you have enabled.

```
=>BRE 1 <Enter>

Relay 1                                  Date: 03/20/2001  Time: 17:21:42.577
Station A                                Serial Number: 2001001234
Breaker 1
Breaker 1 Report

                              Trip A  Trip B  Trip C   Cls A   Cls B   Cls C
Avg Elect Op Time (ms)                                  5.8     7.5     8.4
Last Elect Op Time (ms)         18.2    20.0    17.9    8.4    10.4     8.4
Avg Mech Op Time (ms)
Last Mech Op Time (ms)          25.8    24.4    26.5    30.1    26.3    34.2
Inactivity Time (days)             1       1       1       1       1       1

                                   3 Pole Trip            3 Pole Close
                                 AB      BC      CA      AB      BC      CA
Max Pole Scatter (ms)           5.1     3.1     5.0     6.3     4.1     2.1
Last Pole Scatter (ms)          2.1     1.0     3.1     4.1     2.1     2.1

                               Pole A  Pole B  Pole C
Accum Pri Current (kA)       3.13657 0.43533 0.41785
Accum Contact Wear (%)           0.5     0.5     0.5
Max Interrupted Current (%)      1.6     0.2     0.2
Last Interrupted Current(%)      1.6     0.2     0.2
Number of Operations               5       5       5

                               Alarm   Total Count
Mechanical Operating Time      MSOAL       4
Electrical Operating Time      ESOAL       3
Breaker Inactivity Time        BITAL       0
Pole Scatter                    PSAL       2
Pole Discrepancy                PDAL       1
Current (kA) Interrupted       KAIAL       0
LAST BREAKER MONITOR RESET   03/15/2001   07:21:31.067

=>
```

Figure 8.9 SEL-411L Breaker Report (for the Most Recent Operation)

Breaker History

The relay displays the circuit breaker history report when you issue the **BRE *n* H** command. The report consists of as many as 128 circuit breaker monitor events stored in nonvolatile memory. These events are determined by settings BM*n*TRPϕ and BM*n*CLSϕ. The breaker history report is similar to that shown in *Figure 8.10* (shown with typical data).

```
=>BRE 1 H <Enter>
Breaker 1 History Report
Relay 1                                  Date: 03/15/2001  Time: 07:19:27.156
Station A                                Serial Number: 01001234

No.     Date         Time         Bkr.Op Op Time(ms)   Pri I   VDC1   VDC2
                                         Elect Mech     (A)    (V)    (V)
1    06/01/2000  12:24:36.216    Trp A   26  28        5460   119    118
2    06/01/2000  12:24:36.216    Trp B   26  28        5260   119    118
3    06/01/2000  12:24:36.216    Trp C   26  28        5160   119    119
4    09/26/1999  16:24:36.214    Cls A   39  35        1020   118    118
5    09/26/1999  16:24:36.214    Cls B   39  35        990    118    118
6    09/26/1999  16:24:36.214    Cls C   39  35        1010   118    118
7    03/26/1999  11:24:36.218    Cls C   39  35        1100   117    115
8    03/26/1999  11:24:31.218    Trp C   26  28        3460   116    112
128
=>
```

Figure 8.10 Breaker History Report

Preload Breaker Wear

You can preload a separate contact wear value for each pole of each circuit breaker by using the command **BRE *n* P** for Circuit Breaker *n*. The relay adds the incremental contact wear at all subsequent circuit breaker monitor initiations to your preloaded value to obtain a total wear value. You can enter integer values of percentage wear from 1 to 100 percent. In addition to preloading contact wear data, you can enter values for previous operations and accumulated currents. The maximum number of operations or accumulated primary current (in kA) you can enter is 9999999. The circuit breaker preload terminal screen is similar to *Figure 8.11* for both the terminal and QuickSet.

```
=>BRE 1 P <Enter>
Accum Contact Wear (%)            A-phase % :=  5 ? 12 <Enter>
                                  B-phase % := 10 ? 15 <Enter>
                                  C-phase % :=  7 ? 10 <Enter>
Accum Num of Operations:          A-phase := 25 ? 11 <Enter>
                                  B-phase := 25 ? 11 <Enter>
                                  C-phase := 25 ? 11 <Enter>

Accum Pri Current (kA)            Trip A := 99.0 ? 299 <Enter>
                                  Trip B := 98.0 ? 254 <Enter>
                                  Trip C := 98.0 ? 257 <Enter>
                                    Pole A      Pole B      Pole C
Accum Contact Wear (%)                12          15          10
Accum Num of Operations               11          11          11
Accum Pri Current (kA)               299         254         257
```

Figure 8.11 Circuit Breaker Preload Data

When performing circuit breaker testing, capture the **BRE *n* P** information (write the date or use a terminal screen capture) before testing. Test the circuit breaker, then enter the previously recorded preload data with the **BRE *n* P** command. Using this method, you can eliminate testing operations from actual usage data in the circuit breaker monitor.

SEL Compressed ASCII Circuit Breaker Report

You can retrieve a Compressed ASCII circuit breaker report by using the **CBR** command from any communications port.

The relay arranges items in the Compressed ASCII circuit breaker report in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

The information presented below explains the message and serves as a guide to the items in a Compressed ASCII configuration circuit breaker report.

The format of the Compressed ASCII **CBR** message is the following.

```
“RID”,“SID”,“FID”,“yyyy”
relayid,station,fidstring,"yyyy"
"BID","yyyy"
breakerid,"yyyy"
"AVG_TR_ELE","LST_TR_ELE","AVG_TR_MEC","LST_TR_MEC","LST_TRmDC1",
   "LST_TRmDC2","TR_INAC(d)","MAX_TR_SCA","LST_TR_SCA", "AVG_CL_ELE",
   "LST_CL_ELE","AVG_CL_MEC","LST_CL_MEC","LST_CLmDC1",
   "LST_CLmDC2","CL_INAC(d)","MAX_CL_SCA","LST_CL_SCA", "ACC_I(kA)",
   "ACC_WEAR(%)","MAX_INT_I(%)","LAST_INT_I(%)","NUM_OPS","yyyy"

fff,fff,fff,fff,fff,fff,iii,fff,fff,fff,fff,fff,fff,fff,fff,iii,fff,fff,
   fff,fff,fff,fff,iii,"yyyy"
fff,fff,fff,fff,fff,fff,iii,fff,fff,fff,fff,fff,fff,fff,fff,iii,fff,fff,
   fff,fff,fff,fff,iii,"yyyy"
fff,fff,fff,fff,fff,fff,iii,fff,fff,fff,fff,fff,fff,fff,fff,iii,fff,fff,
   fff,fff,fff,fff,iii,"yyyy"
"AVG_MOT_RT","LST_MOT_RT","RST_MONTH","RST_DAY","RST_YEAR","RST_HOUR","RST_MIN",
  "RST_SEC","yyyy"
iii,iii,iii,iii,iii,iii,iii,iii,"yyyy"
```

Definitions for the items and fields in the Compressed ASCII configuration are the following:

- yyyy is the checksum
- iii is an integer value
- fff is a floating-point value

The relay reports the data as A-Phase in the first line, B-Phase in the second line, and C-Phase in the third line. Pole scatter data are slightly different: TAB is in the first line, TBC is in the second line, and TCA is in the third line.

Station DC Battery System Monitor

NOTE: This section lists settings for Station DC Battery Monitor 1; settings for Station DC Battery Monitor 2 are similar; replace 1 in the setting with 2.

The relay automatically monitors station battery system health by measuring the dc voltage, ac ripple, and voltage between each battery terminal and ground. SEL-400 series relays provide either one or two dc monitor channels. See the product-specific instruction manual to see how many breaker monitor channels the relay supports. Four voltage thresholds give you the ability to create five sensing zones (low failure, low warning, normal, high warning, and high failure) for the dc voltage.

The ac ripple quantity indicates battery charger health. When configuring the ac ripple setting DC1RP, we can define the ripple content of a dc supply as the peak-to-peak ac component of the output supply waveform.

The relay also makes measurements between the battery terminal voltages and station ground to detect positive and negative dc ground faults. *Figure 8.12* shows a typical dual-battery dc system.




Figure 8.12 Typical Station DC Battery System

The dc battery monitor measures the station battery voltage applied at the rear-panel terminals labeled Vdc1 (+ and –) and Vdc2 (+ and –). Monitoring dc voltage during circuit breaker operation gives a quick test of the battery system, which includes wiring and junctions from the batteries to the circuit breaker. In the breaker report and in the breaker history report, the relay displays the minimum value of station battery voltage during circuit breaker operation on a per-pole basis.

NOTE: First enable Station DC Monitoring (with the Global setting EDCMON) to access station dc battery monitor settings.

Table 8.7 lists the station dc battery monitor settings and the corresponding Relay Word bits that assert when battery quantities exceed these settings thresholds. Use the **SET G** ASCII command from a terminal or use the QuickSet **Global > Station DC Monitoring** branch of the Settings tree view to access the DC Monitor settings.

Table 8.7 DC Monitor Settings and Relay Word Bit Alarms

Setting[a]	Definition	Relay Word Bit[a]
DC1LFP	Low Level Fail Pickup (OFF, 15–300 Vdc)	DC1F
DC1LWP	Low Level Warn Pickup (OFF, 15–300 Vdc)	DC1W
DC1HWP	High Level Warn Pickup (OFF, 15–300 Vdc)	DC1W
DC1HFP	High Level Fail Pickup (OFF, 15–300 Vdc)	DC1F
DC1RP	Peak-to-Peak AC Ripple Pickup (1–300 Vac)	DC1R
DC1GF	Ground Detection Factor (1.00–2.00) (advanced setting)	DC1G

[a] For DC2 Monitor Settings and Relay Word bit Alarms, substitute 2 for 1 in the setting names and Relay Word bit names.

Station DC Battery System Monitor Application

In addition to providing a view of how much the station dc battery voltage dips when tripping, closing, and when other dc control functions occur, the dc monitor also alarms for under- or overvoltage dc battery conditions in five sensing regions. The following describes how to apply the dc battery monitor to a typical 125 Vdc protection battery system with a 48 Vdc communications equipment battery system. Adjust the values used here to meet the specifications of your company.

Battery Voltage

When setting the station dc battery monitor, you must determine the minimum and maximum dc levels in the battery system. In addition, you must also establish the threshold levels for different battery system states or conditions. The following voltage levels describe these battery system conditions:

- Trip/Close—the lowest dc voltage point at which circuit breaker trip and close operations occur
- Open-circuit—the dc battery voltage when all cells are fully charged and not connected to the battery charger
- Float low—the lowest charging voltage supplied by the battery charger
- Float high—the highest charging voltage supplied by the battery charger
- Equalize mode—a procedure during which the batteries are overcharged intentionally for a preselected time to bring all cells to a uniform output

Set the low end of the allowable dc battery system voltage according to the recommendations of C37.90–1989 (R1994) IEEE Standard for Relays and Relay Systems Associated with Electric Power. Section 6.4 in this standard is titled Allowable Variation from Rated Voltage for Voltage Operated Auxiliary Relays. This section calls for an 80 percent low-end voltage and 28, 56, 140, or 280 Vdc high-end voltages for the popular nominal station battery voltages. *Table 8.8* lists expected battery voltages under various conditions that use commonly accepted per-cell voltages.

Table 8.8 Example DC Battery Voltage Conditions

Condition	Calculation	Battery Voltage (Vdc)
Trip/Close	80% • 125 Vdc	100.0
Open-Circuit	60 (cells) • 2.06 (volts/cell)	123.6
Float Low	60 (cells) • 2.15 (volts/cell)	129.0
Float High	60 (cells) • 2.23 (volts/cell)	133.8
Equalize Mode	60 (cells) • 2.33 (volts/cell)	139.8
Trip/Close	80% • 48 Vdc	38.4
Open-Circuit	24 (cells) • 2.06 (volts/cell)	49.4
Float Low	24 (cells) • 2.15 (volts/cell)	51.6
Float High	24 (cells) • 2.23 (volts/cell)	53.5
Equalize Mode	24 (cells) • 2.33 (volts/cell)	55.9
Trip/Close	80% • 24 Vdc	19.2
Open-Circuit	12 (cells) • 2.06 (volts/cell)	24.7
Float Low	12 (cells) • 2.15 (volts/cell)	25.8
Float High	12 (cells) • 2.23 (volts/cell)	26.8
Equalize Mode	12 (cells) • 2.33 (volts/cell)	28.0

Use the expected battery voltages of *Table 8.9* to determine the relay station dc battery monitor threshold settings. *Table 8.9* shows these threshold settings for a nominal 125-Vdc battery system (the Vdc1 input) and a nominal 48-Vdc battery system (the Vdc2 input).

Table 8.9 Example DC Battery Monitor Settings—125 Vdc for Vdc1 and 48 Vdc for Vdc2

Setting	Description	Indication	Value (Vdc)
DC1LFP	Low-fail threshold, Mon. 1	Poor battery performance	100
DC1LWP	Low-warning threshold, Mon. 1	Charger malfunction	127
DC1HWP	High-warning threshold, Mon. 1	Equalization	137
DC1HFP	High-fail threshold, Mon. 1	Charger malfunction	142
DC2LFP	Low-fail threshold, Mon. 2	Poor battery performance	38
DC2LWP	Low-warning threshold, Mon. 2	Charger malfunction	50
DC2HWP	High-warning threshold, Mon. 2	Equalization	55
DC2HFP	High-fail threshold, Mon. 2	Charger malfunction	57

AC Ripple

Another method for determining whether the substation battery charger has failed is to monitor the amount of ac ripple on the station dc battery system. The IEEE C37.90-1989 standard also identifies an “Allowable AC Component in DC Con-

trol Voltage Supply" (Section 6.5) as an alternating component (ripple) of 5 percent peak or less. (This definition is valid if the minimum instantaneous voltage is not less than 80 percent of the rated voltage.) The relay measures ac ripple as a peak-to-peak waveform, consequently, DC1RP and DC2RP should be set at or greater than 10 percent (2 • 5% peak) of the equalizing voltage. *Table 8.10* shows the ac ripple threshold settings for this example.

Table 8.10 Example DC Battery Monitor Settings—AC Ripple Voltages

Setting	Description	Indication	Value (Vac)
DC1RP	AC ripple threshold, Mon. 1	Charger malfunction	14
DC2RP	AC ripple threshold, Mon. 2	Charger malfunction	6

DC Ground

If a battery system is centered around chassis ground, then the magnitude of the voltage measured from the positive terminal-to-ground and from the negative terminal of the battery to ground should be approximately one-half of the nominal battery system voltage. The ratio of the positive-to-ground battery voltage to the negative-to-ground battery voltage is 1 to 1, or 1.00. *Equation 8.5* is the balanced (no grounding) ratio for a 125-Vdc battery system.

$$k = \frac{Vdc1_{pos}}{Vdc1_{neg}} = \frac{62.50\ V}{62.50\ V} = 1.00$$

Equation 8.5

If either terminal is partially or completely shorted to chassis ground, then the terminal voltage will be less than the nominal terminal-to-ground voltage. This causes the ratio of positive voltage to negative voltage to differ from 1.00. *Equation 8.6* is an example of the unbalanced (grounding) ratio for a partial short circuit to ground on the negative side of a 125-Vdc battery system.

$$k = \frac{Vdc1_{pos}}{Vdc1_{neg}} = \frac{62.50\ V}{59.10\ V} = 1.06$$

Equation 8.6

The relay uses this voltage ratio to calculate a ground detection factor. *Figure 8.13* shows a graphical representation of the ground detection factor setting and battery system performance.




Figure 8.13 Ground Detection Factor Areas

NOTE: Only the upper ground detection factor in *Figure 8.12* is entered as a setting. The relay calculates the lower factor by taking the reciprocal of the upper factor: 1/1.05 = 0.952 in this case.

If the ground detection factor ratio exceeds a setting threshold, the relay asserts the DCIG Relay Word bit. To set the ground detection factor threshold, enable the advanced Global settings (set EGADVS := Y), and set the DC1GF and the DC2GF thresholds at a value close to 1.05 (the factory-default setting) to allow for some slight battery system unbalance of around 5 percent. *Table 8.11* lists the ground detection factor threshold settings for this example.

Table 8.11 Example DC Battery Monitor Settings—Ground Detection Factor (EGADVS := Y)

Setting	Description	Indication	Value
DC1GF	Ground detection factor, Mon. 1	Battery wiring ground(s)	1.05
DC2GF	Ground detection factor, Mon. 2	Battery wiring ground(s)	1.05

DC Battery Monitor Alarm

You can use the battery monitor Relay Word bits to alert operators for out-of-tolerance conditions in the battery systems. Add the appropriate Relay Word bit to the SELOGIC control equation that drives the relay control output you have selected for alarms. For example, use the Form B contact of control output OUT214. Set the SELOGIC control equation to include the battery monitor thresholds.

OUT214 := **NOT (HALARM OR SALARM OR DC1F OR DC1W OR DC1R OR DC1G)** (Output SELOGIC Equation)

This is one method; you can implement many other methods as well.

This page intentionally left blank

SECTION 9

Reporting

The relay features comprehensive power system data analysis capabilities. The relay provides these useful analysis tools:

- *Data Processing on page 9.1*
- *Triggering Data Captures and Event Reports on page 9.6*
- *Duration of Data Captures and Event Reports on page 9.7*
- *Oscillography on page 9.8*
- *Event Reports, Event Summaries, and Event Histories on page 9.12*
- *Sequential Events Recorder (SER) on page 9.27*
- *Signal Profiling on page 9.30*

An event is a representation of the operating conditions of the power system at a specific time. Events include instances such as a relay trip, an abnormal situation in the power system that triggers a relay element, or an event capture command.

Information from oscillograms, relay event reports, SER, and signal profiling data are very valuable if you are responsible for outage analysis, outage management, or relay settings coordination.

The relay accepts high-accuracy timing, such as IRIG-B. When a suitable external clock is used (such as the SEL-2407 Satellite-Synchronized Clock), the relay synchronizes the data acquisition system to the received signal. Knowledge of the precise time of sampling allows comparisons of data across the power system. Use a coordinated network of time-synchronized relays to create moment-in-time "snapshots" of the power system. These data are useful for determining power system dynamic voltage and current phasors, impedances, load flow, and system states.

Data Processing

SEL-400 series relays are numeric, or microprocessor-based, relays that sample power system conditions. The relay converts analog inputs received via CT and PT inputs or remote data acquisition to digital information for processing to determine relaying quantities for protection and automation. *Figure 9.1* shows a general overview of the input processing diagram for the relay. *Figure 9.2* shows a general overview of the input processing for a relay with Sampled Values (SV) remote data acquisition.

The relay outputs two types of analytical data: high-resolution raw data and filtered data. *Figure 9.1* shows the path a power system VT and CT signals take through relay input processing. A CT or PT analog input begins at hardware acquisition and sampling, continues through software filtering, and progresses to protection and automation processing. The initial hardware low-pass filter half-power or –3 dB point is 3.0 kHz. Next, the relay samples the power system voltage or current with an 8000 samples/second A/D (analog to digital) converter. This is the tap point for high-resolution raw data captures. You can select 8000

samples/second, 4000 samples/second, 2000 samples/second, and 1000 samples/second effective sampling rates for presentation and storage of the high-resolution raw data COMTRADE format (see *Oscillography on page 9.8*).

Figure 9.2 shows the path a power system signal received via SV remote data acquisition takes through relay processing. The received SV messages are first filtered, decoded, scaled, and resampled. The resampled data then continues through software filtering and progresses to protection and automation processing. The relay resamples the 4.8 kHz/4 kHz SV messages to 8 kHz analog samples. This is the tap point for high-resolution raw data captures.




Figure 9.1 Input Processing

The software portion of input signal processing receives the high-resolution raw data sampled quantities and passes these to the Anti-Aliasing Digital Filter. The half-power or –3 dB point of the anti-aliasing filter is 640 Hz. Subsequent processing decimates the sampled data to the processing interval by using additional digital filtering. This information is the filtered data for event reports and other relay functions. The relay downsamples the filtered data to present 4-samples/cycle event reports.

The relay samples the control inputs at a rate of 2 kHz. The raw input digital status is available in high-resolution (COMTRADE) data files. Contact bounce may be visible when the raw data are viewed.

The relay filters both types of control inputs with settable debounce timers, and updates the resulting Relay Word bits every processing interval. Event reports can include the filtered control input Relay Word bits.

Control input state changes will appear to occur faster in COMTRADE oscillography files than in event reports (**EVE** command) or Sequential Events Recorder reports (**SER** command) because of the control input debounce time delays.




Figure 9.2 Input Processing of SEL-400 Series Relays With SV Remote Data Acquisition

Triggering Data Captures and Event Reports

Oscillograms and event reports are triggered both internally and externally depending on the event trigger that you program in the relay.

Use an event trigger to initiate capturing power system data. High-resolution raw data oscillography and event reports use the same triggering methods. The trigger for data captures comes from three possible sources:

- Relay Word bit TRIP assertions
- SELOGIC control equation ER (Event Report Trigger)
- **TRI** command

In some SEL relays, the **PUL** command initiated event recording. If you want the **PUL** command to initiate data capture, add the Relay Word bit TESTPUL to the SELOGIC control equation ER.

Relay Word Bit TRIP

If Relay Word bit TRIP asserts, the relay automatically generates a data capture event trigger on the rising edge of the TRIP Relay Word bit state change. In every instance, TRIP causes the relay to begin recording data. You therefore do not have to enter any condition that causes a trip in the ER SELOGIC control equation.

SELOGIC Control Equation ER

Program the SELOGIC control equation ER to trigger high-resolution raw data oscillography, traveling-wave data oscillography, and standard event reports for conditions other than TRIP conditions. When ER asserts, the relay begins recording data if the relay is not already capturing data initiated by another trigger.

Example 9.1 Triggering Event Report/Data Capture by Using the ER SELOGIC Control Equation

This example shows how the elements in the ER SELOGIC control equation initiate relay data capture.

An example of a factory-default setting for Group setting SELOGIC control equation ER in the SEL-411L is:

ER := **R_TRIG Z2P OR R_TRIG Z2G OR R_TRIG 51S01 OR R_TRIG Z3P OR R_TRIG Z3G** Event Report Trigger Equation (SELOGIC Equation)

The element transitions in this setting are from the following Relay Word bits:

- Z2P, Z3P: Zone 2 phase-distance element, Zone 3 phase-distance element
- Z2G, Z3G: Zone 2 ground-distance element, Zone 3 ground-distance element
- 51S01: Instantaneous output of Inverse-Time Overcurrent Element 1

Example 9.1 Triggering Event Report/Data Capture by Using the ER SELOGIC Control Equation (Continued)

The rising-edge operator, R_TRIG, occurs in front of each of the elements in the factory-default ER equation. Rising-edge operators are especially useful for generating an event report at fault inception. The triggering element causes ER to assert, then clears the way for other elements to assert ER because the relay uses only the beginning of a long element assertion. The starting element in a continuously occurring fault does not mask other possible element triggers. This allows another rising-edge sensitive element to generate another event report later in that same continuously occurring fault (such as an overcurrent situation with the R_TRIG 51S01 element).

In the example factory-default ER SELOGIC control equation, if the Z3G element remains asserted for the duration of the ground fault, the rising-edge operator, R_TRIG, in front of Z3G causes ER to assert for only one processing interval (a 1/8-cycle pulse). Other elements in the ER SELOGIC control equation can trigger event reports while the Z3G element remains asserted throughout the fault duration.

You can also use the falling-edge operator, F_TRIG, to initiate data captures.

Example 9.2 Including PUL Command Triggering in the ER SELOGIC Control Equation

This example shows you how to add the effect of the PUL command to emulate previous SEL relays. The relay asserts Relay Word bit, TESTPUL, when any output is pulsed via the PUL command.

Program the Group settings SELOGIC control equation ER as follows:

ER := **R_TRIG Z2P OR R_TRIG Z2G OR R_TRIG 51S01 OR R_TRIG Z3P OR R_TRIG Z3G OR TESTPUL** Event Report Trigger Equation (SELOGIC Equation)

TRI (Trigger Event Report) Command

Use the **TRI** command from any communications port to trigger the relay to begin recording high-resolution raw data, traveling-wave data, and event report data. When testing with the **TRI** command, you can gain information on power system operating conditions that occur immediately after you issue the **TRI** command.

Duration of Data Captures and Event Reports

The relay stores unfiltered, high-resolution raw data (sampled at either 8 kHz, 4 kHz, 2 kHz, or 1 kHz) and filtered event reports. The number of stored high-resolution raw data captures and event reports is a function of the amount of data contained in each capture. You can configure the relay to record long data captures at high sampling rates, although this reduces the total number of stored events you can retrieve from the relay.

To use the data capture functions, select the effective sampling rate and data capture times. Relay setting SRATE determines the number of data points the relay records per second. You can set SRATE to 8 kHz, 4 kHz, 2 kHz, and 1 kHz.

The length of the data capture/event report (setting LER) and the pre-trigger or pre-fault time (setting PRE) are related, as shown in *Figure 9.3*. The LER setting is the overall length of the event report data capture; the PRE setting determines the time reserved in the LER period when the relay records pre-trigger (pre-fault) data. Typically, you set the PRE time to 20 percent of the total LER period. Traveling-wave records have a fixed sampling rate of 1.5625 MHz and a fixed event length of 7.5 ms.

NOTE: PRE has a dynamic range based on the current value of LER. The upper range of PRE = LER – 0.05.




Figure 9.3 Data Capture/Event Report Times

The relay stores all data captures to volatile RAM and then moves these data to nonvolatile memory storage. There is enough volatile RAM to store one maximum length capture (maximum LER time) for a given SRATE. No data captures can be triggered while the volatile RAM is full; the relay must move at least one data capture to nonvolatile storage to reenable data capture triggering. Thus, to record sequential events, you must set LER to half or less of the maximum LER setting. The relay stores more sequential data captures as you set LER smaller.

See *Section 7: Metering, Monitoring, and Reports* in the product-specific instruction manual, to determine the event storage capacity for any specific relay. The relay automatically overwrites the oldest events with the newest events when the nonvolatile storage capacity is exceeded.

Oscillography

The relay features the following types of oscillography:

- Raw data oscillography—effective sampling rate as fast as 8000 samples/second
- Event report oscillography from filtered data

Use high-resolution raw data oscillography to view transient conditions in the power system. You can set the relay to report these high-resolution oscillograms at 8000 samples/second, 4000 samples/second, 2000 samples/second, and 1000 samples/second effective sampling rates. The high-resolution raw data and traveling-wave data oscillograms are available as files through the use of Ymodem file transfer and File Transfer Protocol (FTP) in the binary COMTRADE file format output (IEEE Std C37.111-1999 and C37.111-2013, Common Format for Transient Data Exchange (COMTRADE) for Power Systems).

NOTE: The SEL-400G provides both filtered and raw high-resolution oscillograms by using the IEEE C37.111-2013 COMTRADE file format.

The filtered data oscillograms give you accurate information on the relay protection and automation processing quantities. The relay outputs filtered event reports through a terminal or as files in ASCII format and Compressed ASCII format, through FTP and Ymodem file transfers. *Figure 9.4* shows a sample filtered-data oscillogram.




Figure 9.4 Sample Oscillogram

Raw Data Oscillography

Raw data oscillography produces oscillograms that track power system anomalies that occur outside relay digital filtering. If the relay receives signals via CT and PT, raw data oscillography captures data with content ranging from dc to greater than 3.0 kHz; the –3 dB point of the low-pass analog input filter is 3.0 kHz (with response rolling off at –20 dB per decade). The frequency of raw data oscillography of the SEL-400 series relays with SV remote data acquisition depends on the remote data acquisition unit. Furthermore, the received 4.8 kHz/4.0 kHz data are resampled to 8 kHz for raw data oscillography recording.

COMTRADE files always include all eight Relay Word bits from each row of the Relay Word used as the base set for the relay (see *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual for a list of these bits). Additionally, it includes the rows containing those Relay Word bits configured for inclusion by the ERDG setting.

The relay stores high-resolution raw data oscillography in binary format and uses COMTRADE file types to output these data:

- .HDR—header file
- .CFG—configuration file
- .DAT—high-resolution raw data file

The .HDR file contains summary information about the event in ASCII format. The .CFG file is an ASCII configuration file that describes the layout of the .DAT file. The .DAT file is in binary format and contains the values for each input channel for each sample in the record. These data conform either to the IEEE C37.111-1999 or C37.111-2013 COMTRADE standard, depending on the relay report settings.

.HDR File

The .HDR file contains the summary and relay settings information that appears in the event report for the data capture (see *Event Summary Section of the Event Report on page 9.22* and *Settings Section of the Event Report on page 9.23*). The settings portion is as illustrated in *Figure 9.5*.

```
Relay 1                                    Date: 02/02/2011  Time: 14:11:21.000
Station A                                  Serial Number: 2010265004

Event: ABG T   Location: 59.61 (mi)   From: LOCAL   FLM: TW   Time Source: HIRIG
Event Number: 10121      Shot 1P: 0   Shot 3P: 0        Freq: 59.99     Group: 1
Targets:
Breaker 1: CLOSED
Breaker 2: OPEN
PreFault:     IA     IB     IC     IG    3I2       VA       VB       VC    V1mem
MAG(A/kV)    200    200    200      1      1  133.946  133.938  133.941  133.935
ANG(DEG)    -0.7 -120.5  119.4  -51.7  -88.7      0.0   -119.9    120.2      0.1

Fault:
MAG(A/kV)   2200   2200   2200      7    376  133.937  133.926  133.957  133.933
ANG(DEG)    -0.7 -120.6  119.5 -102.0  -83.5      0.0   -119.9    120.2      0.1

                87 Differential Currents
PreFault:     IA     IB     IC     IQ     IG
MAG(pu)     0.00   0.00   0.00   0.00   0.00
ANG(DEG)     0.0    0.0    0.0    0.0    0.0

Fault:
MAG(pu)     0.00   0.00   0.00   0.00   0.00
ANG(DEG)     0.0    0.0    0.0    0.0    0.0
```

Summary Event Information

```
SET_G1.TXT
[INFO]
RELAYTYPE=SEL-411L
FID=SEL-411L-X136-V0-Z001001-D20110114
BFID=SLBT-4XX-R205-V0-Z001002-D20100128
PARTNO=0411L0X6X1B6BCXH5C4E4XX
[IOBOARDS]
INT4_E, , , 24, 8, 0, 0, 1
CFSINT8, , , 8, 8, 0, 0, 2
[G1]
"SID","Station A"
"RID","Relay 1"
"NUMBK",2
"BID1","Breaker 1"
"BID2","Breaker 2"
"NFREQ",60
.
.
.
"AR197",
"AR198",
"AR199",
"AR200",
```

Relay Settings

Figure 9.5 Sample COMTRADE .HDR Header File

.CFG File

The .CFG file contains data such as sample rates, number of channels, line frequency, channel information, and transformer ratios (see *Figure 9.6*). A <CR><LF> follows each line. If control inputs or control outputs are not available because of board loading and configuration, the relay does not report these inputs and outputs in the analog and digital sections of the .CFG file. *Figure 9.6* shows a typical C37.111-1999 COMTRADE file format. C37.111-2013 COMTRADE file formats are also provided.

`Station A,FID=SEL-411L-1-R100-V0-Z001001-D20110311,1999`	Relay Information (1999 = COMTRADE Standard)
`398,14A,384D`	398 = sum of analogs and digitals 14A = total number of analog channels 384D = total number of digital points[a]

Figure 9.6 COMTRADE .CFG Configuration File Data

1,IAW,A,,A,0.324059,0,0,-32767,32767,200.0,1,P 2,IBW,B,,A,0.324059,0,0,-32767,32767,200.0,1,P 3,ICW,C,,A,0.324059,0,0,-32767,32767,200.0,1,P 4,IAX,A,,A,0.324059,0,0,-32767,32767,200.0,1,P 5,IBX,B,,A,0.324059,0,0,-32767,32767,200.0,1,P 6,ICX,C,,A,0.324059,0,0,-32767,32767,200.0,1,P 7,VAY,A,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 8,VBY,B,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 9,VCY,C,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 10,VAZ,A,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 11,VBZ,B,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 12,VCZ,C,,kV,0.032406,0,0,-32767,32767,2000.0,1,P 13,VDC1,,,V,0.011178,-0.000000,0,-32767,32767,1,1,P 14,VDC2,,,V,0.011178,-0.000000,0,-32767,32767,1,1,P	14 Analog Channels
1,87USAFE,,,0 2,UNUSED2,,,0 3,UNUSED3,,,0 4,UNUSED4,,,0 5,OC1,,,0 6,CC1,,,0 7,OC2,,,0 8,CC2,,,0 9,87LA,,,0 10,87LB,,,0 11,87LC,,,0 12,87LQ,,,0 13,87LG,,,0 14,87FLSOK,,,0 15,87DTTRX,,,0 . . . 382,PCT06Q,,,0 383,PCT07Q,,,0 384,PCT08Q,,,0	384 Digital Points
60	Nominal System Frequency (INFREQ Setting)
1	
2000,1000	2000 = Sample Rate (SRATE setting) 1000 = Length of the Report x Sample Rate (LER x SRATE)
17/03/2011,08:36:38.697687	Time Stamp of the First Data Point
17/03/2011,08:36:38.799850	Time Stamp of the Trigger Point
BINARY	
1	

Figure 9.6 COMTRADE .CFG Configuration File Data (Continued)

[a] If ERDIG is set to S, the digital points are all the Relay Word bits set in ERDG as well as the Relay Word bits that are always included in the event report. If ERDIG is set to A, the digital points are all the Relay Word bits in the device.

The configuration file has the following format:

- Station name, device identification, COMTRADE standard year
- Number and type of channels
- Channel name units and conversion factors
- Line frequency
- Sample rate and number of samples
- Date and time of first data point
- Date and time of trigger point
- Data file type
- Time stamp multiplication factor

.DAT File

NOTE: The analog data are time-aligned to when the data changed on the input terminals. Similarly, the contact inputs are time-aligned to when the data changed on the input terminals. All other digital data are time-aligned to when the value changed in the relay.

The .DAT file follows the COMTRADE binary standard. The format of the binary data files is sample number, time stamp, data value for each analog channel, and grouped status channel data for each sample in the file. There are no data separators in the binary file, and the file contains no carriage return/line feed characters. The sequential position of the data in the binary file determines the data translation. Refer to the IEEE Std C37.111-1999 or C37.111-2013, Common Format for Transient Data Exchange (COMTRADE) for Power Systems for more information. Programs that read the binary COMTRADE files include ACSELERATOR Analytic Assistant SEL-5601 Software, SEL-5601-2 SYNCHROWAVE Event Software, and ACSELERATOR QuickSet SEL-5030 Software.

Generating Raw Data Oscillograms

To use high-resolution raw data oscillography, select the type of triggering event and use a trigger event method described in *Triggering Data Captures and Event Reports on page 9.6*. Use the settings SRATE, LER, and PRE to set the relay for the appropriate data sampling rate and data capture time (see *Duration of Data Captures and Event Reports on page 9.7*).

Retrieving Raw Data Oscillograms

Use a computer terminal emulation program and the **FILE** commands at any communications port to retrieve the stored high-resolution raw data capture from the relay file structure. If the relay has an Ethernet port, you can also use FTP to retrieve these files. You can also use QuickSet.

Event Report Oscillography

NOTE: In an SV subscriber relay, the event report analog channels are delayed by the CH_DLY setting relative to the raw oscillography.

Use a terminal or SEL-supplied PC software to retrieve filtered event report files stored in the relay and transfer these files to your computer. SYNCHROWAVE Event or the ACSELERATOR Analytic Assistant SEL-5601 Software can be used to view the compressed event files that the relay generates for an event.

Event Reports, Event Summaries, and Event Histories

Event reports simplify post-fault analysis and help you improve your understanding of protection scheme operations. Event reports also aid in testing and troubleshooting relay settings and protection schemes because these reports contain detailed data on voltage, current, and relay element status. For further analysis assistance, the relay appends the active relay settings to each event report. The relay stores event reports in nonvolatile memory, and you can clear the event report memory on a port-by-port basis.

You decide the amount of information and length in an event report (see *Duration of Data Captures and Event Reports on page 9.7*).

The relay records the filtered power system data that the relay uses in protection and automation processing. You can view filtered information about an event in one or more of the following forms.

- Event report
- Event summary
- Event history

Alias Names

NOTE: If Alias names were changed after an event was recorded, the relay uses the present alias names in subsequent event reports.

To customize your event report, rename any Relay Word bit or analog quantity with more meaningful names to improve the readability of fault analysis and customized programming. After renaming the primitive quantities, the alias names rather than the primitive names appear in the event reports for the user-selectable analog and digital channels. The primitive names of the analog channels still appear in the event reports.

Event Report

The relay generates event reports to display analog data, digital data (control inputs, control outputs, and the state of Relay Word bits), and relay settings. The event report is a complete description of the data that the relay recorded in response to an event trigger. Each event report includes these components:

- Report header and analog section—Currents and voltages, sometimes including calculated quantities such as differential currents
- Digital section—Relay Word bit elements, control outputs, control inputs
- Event summary
- Settings
  - Group settings
  - Global settings
  - Output settings
  - SELOGIC control equations protection logic

Viewing the Event Report

Access event reports from the communications ports and communications cards at Access Level 1 and higher. (You cannot view event reports at the front panel, although you can view event summary information at the front-panel display.) You can independently acknowledge the oldest event report at each communications port (**EVE ACK** command) so that you and users at other ports (SCADA, Engineering, etc.) can retrieve complete sets of event reports. To acknowledge the oldest event report, you must first view that event report at a particular port by using the **EVE N(EXT)** command.

You can use the **EVE** command and a terminal to retrieve event reports by event order or by event serial number. (The relay labels each new event with a unique serial number as reported in the **HIS** command history report [see *Event History on page 9.26*].)

Events are referenced two ways: by relative reference or by event serial number. Relative references are in the range 1–9999, where 1 refers to the most recent event, 2 to the next most recent, and so on. Event serial numbers are in the range 10000–42767. You can find the event serial number in the event history report. With the **EVE** and **CEV** commands, you can retrieve events by using either type of reference. Event files are names based on the event serial number.

By applying modifiers to the **EVE** command, you can retrieve only analog or digital information, and you can exclude the summary or settings portions of the report. The default **EVE** command event report data resolution is 4 samples/cycle and the default report length is 0.5 seconds (30 cycles at 60 Hz or 25 cycles at 50 Hz) with the factory-default setting for LER.

See the **EVE** command description in *Section 9: ASCII Command Reference* in the product-specific instruction manual for a complete list of options.

You can retrieve event reports with the QuickSet **Tools > Events > View Event Files** menu. The **Analysis > View Event Files** menu gives you oscillogram/element displays, phasor displays, harmonic analysis, and an event summary for each event you select in the **Event History** dialog box.

You can also download event report files from the relay by using a terminal emulation program with file transfer capability. At an Access Level 1 prompt or higher, type **FILE READ EVENTS E8*_nnnnn*.TXT <Enter>** for the 8-samples/cycle event report and type **FILE READ EVENTS E4*_nnnnn*.TXT <Enter>** for the 4-samples/cycle event report (*nnnnn* is the event serial number). Start the terminal download routine to store the file on your computer. If you want the Compressed ASCII file, use the C8*_nnnnn*.TXT and C4*_nnnnn*.TXT file names for the 8-samples/cycle and 4-samples/cycle Compressed ASCII event reports, respectively.

The following discussion shows sample portions of an event report that you download from the relay by using a terminal and the **EVE** command. An event report contains analog, digital, summary, and settings sections without breaks.

Inverse Polarity in Event Reports

In COMTRADE event reports, terminals that have EINVPOL enabled do not show the polarity as inverted. The COMTRADE must display the values as they are applied to the back of the relay. This also ensures that when you use an event playback, the setting applies to the signals coming in the back of the relay and recreates the event properly.

Compressed event reports (CEV), show the polarity as inverted. The CEV displays the analogs as the relay uses them in processed logic; therefore, the relay displays the inverted polarity. See *Section 5: Protection Functions* in the product-specific instruction manual for information on inverting polarity on current and voltage inputs.

Report Header and Analog Section of the Event Report

The first portion of an event report is the report header and the analog section. Some relays have more than one analog section. See *Section 7: Metering, Monitoring, and Reports* in the product-specific instruction manual for details on what the event reports look like in each relay. See *Figure 9.7* for an example of a SEL-421 event report.

The report header is the standard relay header listing the relay identifiers, date, and time. Report headers help you organize report data. Each event report begins with information about the relay and the event. The report lists the RID setting (Relay ID) and the SID setting (Station ID). The FID string identifies the relay model, flash firmware version, and the date code of the firmware. The relay reports a date and time stamp to indicate the internal clock time when the relay triggered the event. The relay reports the firmware checksum as Configured IED Description (CID).

The event report column labels follow the header. The data underneath the analog column labels contain samples of power system voltages and currents.

```
Relay 1                                  Date: 03/15/2001  Time: 23:30:49.026
Station A                                Serial Number: 2001001234
FID=SEL-421-R101-V0-Z001001-D20010315    Event Number = 10007      CID=0x3425

Currents (Amps Pri)            Voltages (kV Pri)
    IA     IB     IC     IG     VA     VB     VC    VS1    VS2  V1mem

[1]
  -267    167     44    -56 -288.0  337.7  -47.8  215.3  144.9 -287.9
   -76   -203    241    -37 -223.7 -138.4  361.3 -290.5  331.3 -223.7
   266   -166    -45     55  288.2 -337.5   47.5 -215.2 -145.0  288.1
    76    202   -242     36  223.4  138.7 -361.4  290.5 -331.2  223.5
                                    •
                                    •
                                    •
[6]
  -269    167     46    -56 -289.3  336.9  -45.8  215.5  144.7 -289.4
   -74   -202    240    -35 -222.2 -140.2  361.5 -290.2  331.4 -221.8
   268   -165    -45     57  289.4 -336.7   45.6 -215.4 -144.6  289.5
    93    151   -888   -643  221.1  133.5 -335.0  290.2 -331.4  220.8

[7]
  -208   2701  -3760  -1267 -288.7  293.7  -24.1  215.5  144.5 -286.3
  -146   2941    173   2968 -219.6  -87.6  261.6 -290.1  331.4 -214.0>
   134  -5748   8310   2696  286.9 -232.4    3.5 -215.6 -144.4  273.3
   179  -6677   1811  -4688  219.8   47.4 -214.2  290.0 -331.5  202.8

[8]
  -125   5661  -8506  -2971 -286.1  213.6   -3.8  215.8  144.2 -256.5
  -177   6857  -1950   4730 -220.8  -46.9  214.2 -289.9  331.6 -193.2*
   129  -5508   8382   3003  286.9 -213.8    3.6 -216.0 -144.0  243.9
   174  -6726   1839  -4712  220.4   47.2 -214.2  289.8 -331.6  185.9

[9]
  -128   5623  -8479  -2984 -287.1  213.9   -3.5  216.1  143.8 -234.5
  -173   6821  -1924   4724 -219.8  -47.3  214.0 -289.7  331.7 -180.4
   126  -5540   8404   2990  286.6 -213.7    3.5 -216.3 -143.7  227.3
   177  -6749   1860  -4713  220.0   47.4 -212.9  289.6 -331.8  176.2

[10]
  -126   4616  -6204  -1714 -282.9  178.6   41.9  216.4  143.5 -222.1
  -106   4288  -1047   3135 -231.6  -64.5   95.3 -289.4  331.9 -162.6
    65  -1722   1878    221  140.2  -72.1  -43.6 -216.6 -143.3  194.6
    16   -807      4   -786  105.1   41.3   10.5  289.2 -332.0  130.7

[11]
    -1     -1     -2     -5   13.8    1.1    0.3  216.8  143.1 -147.1
     2      3      4      9   54.8   -0.7   -0.3 -289.1  332.1  -93.5
     1      1      2      5   -8.1   -1.6   -1.1 -217.0 -142.8  109.8
    -2     -2     -3     -8  -58.2    0.2    0.2  289.0 -332.2   65.3
```

Header
Firmware ID in bold

1 Cycle of Data
See *Figure 9.8* and *Figure 9.9* to calculate phasors for the data in bold.

Trigger

Largest Current (to Event Summary)

Circuit Breaker Open

Figure 9.7 Fixed Analog Section of an Example SEL-421 Event Report

Within an event report, there are bracketed numbers at the left of the report (for example, [11]) that indicate the cycle number.

The trigger row is indicated by a > character following immediately after the last analog data column. This is the dividing point between the pre-fault or PRE time and the fault or remainder of the data capture.

The relay indicates which row has the largest current magnitudes, which are reported in the event summary, with an asterisk (*) character immediately after the last analog data column. The (*) takes precedence over the > if both occur on the same row in the analog section of the event report.

ERAQc (Analog Quantities)

To supplement the fixed analog quantities in the event report, select as many as 20 additional analog quantities in the event report. For example, say you programmed a function in the relay by using Protection Math Variables PMV01–PMV06, and you want to include these six PMVs in the event report. Enter the six PMVs in the Event Reporting Analog Quantities as shown below.

```
Event Reporting Analog Quantities
(Maximum 20 Analog Quantities)
1: PMV01
2: PMV02
3: PMV03
4: PMV04
5: PMV05
6: PMV06
```

The relay correlates the freeform line number chronologically with the ERAQ*c* quantities. In this example, ERAQ01 = PMV01, ERAQ02 = PMV02, etc.

In the event report, the ERAQ quantities follow the fixed analog quantities.

```
PMV01       PMV02       PMV03       PMV04       PMV05       PMV06
[1]
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
[2]
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
    20.000      25.000     102.000      34.000      67.000      54.000
```

Obtaining RMS Phasors From 4-Samples/Cycle Event Reports

Use the column data in an event report to calculate rms values. You can use a calculator to convert rectangular data to phasor data, or use hand-calculations to separately determine the magnitude and angle of the rms phasor.

Hand Calculation Method

The procedure in the following steps explains a method for obtaining a current phasor from the IA channel data in the event report of *Figure 9.7*. You can process voltage data columns similarly. The drawings in *Figure 9.8* and *Figure 9.9* show 1 cycle of A-Phase current in detail. *Figure 9.8* shows how to relate the event report ac current column data to the sampled waveform and rms values. *Figure 9.9* shows how to find the phasor angle. If you use the larger 8-samples/cycle event report, take every other sample and apply those values in this procedure.

This examples assumes you have captured an event report and are prepared to calculate phasors from it.

Step 1. Calculate the phasor magnitude:

a. Select a cycle of data from the IA column of the event report.

Figure 9.7 Cycle [1] data for this example are shown in *Figure 9.8*.

There are three pairs of scaled instantaneous current samples from Cycle [1].

Compute phasor magnitude by using the following expression:

$$\sqrt{X^2 + Y^2} = |\text{Phasor}|$$

Equation 9.1

b. In *Equation 9.1*, Y is the first row of IA column current of a data pair, and the next row is X, the present value of the pair.

For this example, the computation shown in *Figure 9.8* yields 277.0 A.

c. Compute phasor magnitudes from the remaining data pairs for Cycle [1].

d. Confirm that all values are similar.




Figure 9.8 Event Report Current Column Data and RMS Current Magnitude

Step 2. Calculate the immediate phase angle.

a. Select the same cycle of data from the IA column of the event report as you did when finding the magnitude (Cycle [1] data for this example).

b. Compute phasor angle by using the following expression:

$$\theta = \arctan\left(\frac{Y}{X}\right) = \angle \text{Phasor}$$

Equation 9.2

In *Equation 9.2*, Y is the first (or previous value) IA column current of a data pair, and X is the present value of the pair.

For this example, the computation shown in *Figure 9.9* yields –105.9 degrees.

c. Compute phasor angles from the remaining data pairs for Cycle [1].

NOTE: The arctan function of many calculators and computing programs does not return the correct angle for the second and third quadrants (when X is negative). When in doubt, graph the X and Y quantities to confirm that the angle that your calculator reports is correct.




Figure 9.9 Event Report Current Column Data and RMS Current Angle

Step 3. Calculate the reference phase angle. Usually, you compare power system angles to a reference phasor (positive-sequence A-Phase voltage, for example):

Repeat *Step 2* for the row data in the VA column that correspond to the IA column data values you used in *Step 2*.

The angle calculation for the VA data is the following:

$$\begin{aligned}\theta &= \angle VA \\ &= \arctan\left(\frac{Y}{X}\right) \\ &= \arctan\left(\frac{-288.0}{-223.7}\right) \\ &= -127.8^\circ\end{aligned}$$

Equation 9.3

(This is an example of an arctan calculation that yields the incorrect answer from some calculators and math programs.)

Step 4. Calculate the absolute phase angle:

Subtract the IA angle from the VA angle to obtain the A-Phase-referenced phasor angle for IA.

$$\angle VA - \angle IA = -127.8^\circ - (-105.9^\circ) = -21.9^\circ$$

Equation 9.4

IA leads VA; thus, the rms phasor for current IA at the present sample is 277.0 A $\angle$21.9°, referenced to VA.

In the procedure above, you use two rows of current data from the event report to calculate an rms phasor current. At the first sample pair of Cycle [1], the rms phasor is I_A = 277.0 A $\angle$–105.9°.

The present sample of the sample pair (X = –76) is a scaled instantaneous current value (not an rms quantity) that relates to the rms phasor current value by the expression.

$$X = -76 = 277.0 \bullet \cos(-105.9^\circ)$$

Equation 9.5

Polar Calculator Method

A method for finding the phasor magnitude and angle from event report quarter-cycle data pairs is to use a polar-capable calculator or computer program. Many calculators and computer programs convert Cartesian (X and Y) coordinate data to polar data. Key or enter the X value (present value or lower value of a column pair) and the Y value (later value or upper value in a column pair) as Cartesian (rectangular) coordinates. Perform the keystrokes necessary for your calculator or computing program to convert to polar coordinates. This is the phasor value for the data pair.

Digital Section of the Event Report

The second portion of an event report is the digital section. Inspect the digital data to evaluate relay element response during an event. See *Figure 9.10* for an example from the SEL-411L. If you want to view only the digital portion of an event report, use the **EVE D** command. In the digital portion of the event report, the relay indicates deasserted elements with a period (.) and asserted elements with an asterisk (*) character.

The element and digital information labels are single character columns. Read these columns from top to bottom. The trigger row includes a > character following immediately after the last digital element column to indicate the trigger point. The relay marks the row used to report the maximum fault current with an asterisk (*) character at the right of the last digital element column. Event reports that are 4-samples/cycle reports show the OR combination of digital elements in the two 8-samples/cycle rows to make the quarter-cycle entry.

The digital report arranges the event report digital settings into 79 column pages. For every 79 columns, the relay generates a new report that follows the previous report.

The report displays the digital label header for each column in a vertical fashion, aligned on the last character. For example, if the first digital section elements are IN201, #, RMBA5, Z2P, LBOKA, #, OUT203, OUT204, and HALARM, the header appears as in *Figure 9.11*. If the Relay Word bits included in the header were assigned aliases, the alias names appear in the report.

```
                                                                  22 B B
                                                                C   55 F F
                     VZ             S      66     66  55    O BBBBBB AA T T
         MMM      ZZZ PL        3333 05 666 77 666 77 511   Z M KKKKKK 11 RFRF
TTT MMMM 234 ZZZZ 234 OOL OO 3S 2222 T0 777 GG 777 QQ 1SS  3KP 121212 BB IBIB
PPP 1234 PPP 1234 GGG LAO SS PP QQGG FP GGG 23 QQQ 23 S11 PRER RRLLCC KK PFPF
ABC PPPP TTT GGGG TTT VDP BT OO FRFR T1 123 TT 123 TT 1TR TBYM SSOOLL 12 1122
[1]
 ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
 ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
 ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
 ... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
                                    •
                                    •
                                    •
[6]
... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
... .... ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
[7]
*** **.. ... .... ... *.. .. .. .... .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....>
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[8]
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....*
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[9]
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
[10]
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** **.. ... .... ... *.. .. .. *.*. .. ... .. ... .. ... .... ...... .. ....
*** .... ... .... ... *.. .. .* .... .. ... .. ... .. ... .... ...... .. ....
*** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
[11]
*** .... ... .... ... *.. .. *. *.*. .. ... .. ... .. ... .... ...... .. ....
*** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
*** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
*** .... ... .... ... *.. .. *. .... .. ... .. ... .. ... .... ...... .. ....
```

Digital Column Labels

1 Cycle of Data

Trigger

Values used in the Event Summary

Circuit Breaker Open

Figure 9.10 Digital Section of the SEL-411L Event Report




Figure 9.11 Sample Digital Portion of the Event Report

Selecting Event Digital Elements

NOTE: The compressed event reports and COMTRADE files from the relay may contain additional digital elements as compared to standard (ASCII) event reports (see *CEVENT on page 9.24*).

Specify the digital elements in the digital section of the event report by using the Event Reporting Digital Elements settings found in the Report settings (the **SET R** command from a terminal or the **Report** branch of the Settings tree view of QuickSet). You can enter as many as 800 Relay Word bits from a maximum of 100 target rows. The # symbol places a blank column in the digital report. Use the # symbol to organize the digital section of the event report.

Digital Section IN*nnn* Times

Reported assertion times for input digital elements differ, although these elements have the same name in both high-resolution raw data reports and in the filtered event reports. When you enter an input (IN*nnn*) in the event digitals list, the relay displays the filtered input with time latency in the event report and the Compressed ASCII event report. However, in the binary COMTRADE file event report, the relay reports the actual high-sample rate capture time for relay inputs.

Event Summary Section of the Event Report

The third portion of an event report is the summary section. See *Figure 9.12* for the locations of items included in an example summary section of an event report. The specific values available depend on the specific relay. See *Section 7: Metering, Monitoring, and Reports* in the product-specific instruction manual to see what specific data are reported in the summary of a relay. If you want to exclude the summary portion from an event report, use the **EVE NSUM** command.

The information in the summary portion of the event report is the same information in the event summary, except that the report header does not appear immediately before the event information when you view a summary in the event report.




Figure 9.12 Example Summary Section of the SEL-411L Event Report

Settings Section of the Event Report

The final portion of an event report is the settings section. See *Figure 9.13* for the locations of items included in a sample settings section of an event report. If you want to exclude the settings portion from an event report, use the **EVE NSET** command.

The settings portion of the event report lists important relay settings at the time the relay event triggered. The event report shows group, global, output, protection SELOGIC control equation settings and alias settings. For the group settings and the protection SELOGIC settings, the relay reports only the active group. The settings order in the event report is the same order as when you issue a **SHOW** command from a terminal.




Figure 9.13 Settings Section of the Event Report

```
Output
Interface Board #1
OUT201  := 3PT
OUT202  := BK1CL
OUT203  := BK2CL
OUT204  := NA
OUT205  := NA
OUT206  := NA
OUT207  := NA
OUT208  := NA
  •
  •
  •
```

Output Settings

```
Remote Analog Outputs

RAO01   := NA
RAO02   := NA
  •
  •
  •
RAO61   := NA
RAO62   := NA
RAO63   := NA
RAO64   := NA
```

Remote Analog Settings

```
Mirrored Bits Transmit Equations

TMB1A   := NA
  •
  •
  •
TMB8B   := NA
```

MIRRORED BITS Settings

```
Protection 1
Freeform Protection SELOGIC
1:  ###    PROTECTION FREEFORM AUTOMATION EXAMPLE
2:  ###
3:  ### SET CONTROL VARIABLE 1
4:  ### ASSERTS WHEN PRIMARY POSITIVE SEQUENCE IS
5:  ### GREATER THAN 90% OF 230 KV DIVIDED BY SQRT 3
6:  PSV01 := V1M >= 119.5 #90% OF 230 KV DIVIDED BY SQRT 3
```

Active Protection Logic Settings

```
Alias

Relay Aliases
(Relay Word Bit or Analog Quantity name, 7 Character Alias [0-9 A-Z _])

1: EN,"REL_EN"
```

Alias Settings

Figure 9.13 Settings Section of the Event Report (Continued)

CEVENT

The relay provides a Compressed ASCII event report for SCADA and other automation applications. QuickSet uses Compressed ASCII commands to gather event report data. If you want to view the Compressed ASCII event report data, use a terminal to issue ASCII command **CEV**. This is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of the lines in the Compressed ASCII report.

Items included in the Compressed ASCII event report are similar to the event report, although the relay reports the items in a special order. CEV files (like COMTRADE files) include all eight Relay Word bits from each row of the Relay Word used as the base set for the relay (see *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual for a list of these bits). Additionally, it includes the rows containing those Relay Word bits configured for inclusion by the ERDG setting. For the purpose of improving products and services, SEL sometimes changes the items and item order.

Event Summary

You can retrieve a summary version of stored event reports as event summaries. These short-form reports present vital information about a triggered event. The relay generates an event in response to power system faults and other trigger events (see *Triggering Data Captures and Event Reports on page 9.6*). The summary information available depends on the specific relay. See *Section 7: Metering, Monitoring, and Reports* in the product-specific instruction manual for the details of the summary event report for a specific relay.

The relay can be configured to automatically send an event summary on serial ports (see *Automatic Messages on page 15.30*).

Viewing the Event Summary

Access the event summary from the communications ports and communications cards. View and download event summaries from Access Level 1 and higher. You can independently acknowledge a summary (with the **SUM ACK** command) at each communications port so that you and users at other ports (SCADA, Engineering, etc.) can retrieve a complete set of summary reports. To acknowledge and remove a summary, you must first use the **SUM N(EXT)** command to view that summary.

You can use the **SUM** command to retrieve event summaries by date or date range, and by event number. (The relay labels each new event with a unique number as reported in the **HIS** command history report; see *Event History on page 9.26*.)

Table 9.1 lists the **SUM** commands. See *SUMMARY on page 14.60* for complete information on the **SUM** command.

Table 9.1 SUM Command

Command	Description
SUM	Return the most recent event summary (with header).
SUM *n*	Return a particular *n*[a] event summary (with header).
SUM ACK	Acknowledge the event summary on the present communications port.
SUM N	View the oldest unacknowledged event summary (**N** = next).

[a] The parameter n indicates event order or serial number.

You can also view event summaries by using the Analytic Assistant tool built into QuickSet, or with SYNCHROWAVE Event.

CSUMMARY

The relay outputs a Compressed ASCII summary report for SCADA and other automation applications. Issue ASCII command CSU to view the Compressed ASCII summary report. This is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of the lines in the Compressed ASCII report.

Items included in the Compressed ASCII summary report are similar to those included in the summary report, although the relay reports the items in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

Event History

The event history gives you a quick look at recent relay activity. The relay labels each new event with a unique number from 10000 to 42767. (At 42767 the relay returns to 10000 for the next event number and then continues to increment.) See *Figure 9.14* for a sample event history.

The event history typically contains the following:

- Standard report header
  - Relay and terminal identification
  - Date and time of report
- Event number
- Event date and time
- Event type
- Location of fault (if applicable)
- Maximum phase current from summary fault data
- Active group at the trigger instant
- Targets

Figure 9.14 is a sample event history from a terminal.

```
Relay 1                                          Date: 03/16/2001  Time: 11:57:27.803
Station A                                        Serial Number: 2001001234
#       DATE         TIME        EVENT  LOCAT   CURR GRP TARGETS
10007 03/15/2001 23:30:49.026 BCG T   48.17  8892  1  INST TIME ZONE_1 B_PHASE
10006 03/15/2001 07:15:00.635 ABC T   22.82  8203  1  INST ZONE_1 A_PHASE bk1rs
10005 03/15/2001 06:43:53.428  TRIG  $$$$.$$     0  1

 Event                              Event    Fault       Active
Number                              Type   Location      Group
```

Figure 9.14 Sample SEL-411L Event History

The event types in the event history are the same as the event types in the event summary.

The event history report indicates events stored in relay nonvolatile memory. The relay places a blank row in the history report output; items that are above the blank row are available for viewing (use the **EVE** and **CEV** commands). Items that are below the blank row are no longer in relay memory; these events appear in the history report to indicate past power system performance. The relay does not ordinarily modify the numerical or time order in the history report. However, if an event report is corrupted (power was lost during storage, for example), the relay lists the history report line for this event after the blank row.

Viewing the Event History

Access the history report from the communications ports and communications cards. View and download history reports from Access Level 1 and higher. You can also clear or reset history data from Access Levels 1 and higher. You can independently clear/reset history data at each communications port so that you and users at other ports (SCADA, Engineering, etc.) can retrieve complete history reports. You can also clear all history data from all ports (with the **HIS CA** command).

Use the **HIS** command from a terminal to obtain the event history. You can view event histories by date or by date range, or you can specify the number of the most recent events that the relay returns. See *HISTORY on page 14.40* for information on the **HIS** command. *Table 9.2* lists the **HIS** commands.

Table 9.2 HIS Command

Command	Description
HIS	Return event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS *k*	Return the *k* most recent event summaries with the oldest at the bottom of the list and the most recent at the top of the list.
HIS *date1*	Return the event summaries on date *date1*[a].
HIS *date1 date2*	Return the event summaries from date1 to date2, with date1 at the bottom of the list and date2 at the top of the list.
HIS C	Clear all event data on the present port.
HIS R	Clear all event data on the present port.
HIS CA	Clear event data for all ports.
HIS RA	Clear event data for all ports.

[a] Use the same date format as Global setting DATE_F.

You can use QuickSet to retrieve the relay event history. Use the **Tools > Events > Get Event Files** menu to view the Event History dialog box. See *Analyze Events on page 2.34* for information and examples.

CHISTORY

The relay outputs a Compressed ASCII history report for SCADA and other automation applications. Issue the **CHI** command to view the Compressed ASCII history report. This is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of each history in the Compressed ASCII history report.

Items included in the Compressed ASCII history report are similar to those included in the history report, although the relay reports the items in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

History File Download

You can also download the history report file from the relay. Use a terminal emulation program with file transfer capability. At an Access Level 1 prompt or higher type **FILE READ REPORTS HISTORY.TXT <Enter>**. Start the terminal download routine to store the file on your computer. If you want the Compressed ASCII file, type **FILE READ REPORTS CHISTORY.TXT <Enter>**. In addition, you can use QuickSet to download history files.

Sequential Events Recorder (SER)

The Sequential Events Recorder (SER) gives you detailed information on relay states and relay element operation. The SER captures and time-tags state changes of Relay Word bit elements and relay conditions. These conditions include power-up, relay enable and disable, group changes, settings changes, memory

overflow, diagnostic restarts, SER autoremoval/reinsertion, and Ethernet firmware upgrade attempts. The relay stores the latest 1000 SER entries to nonvolatile memory. *Figure 9.15* is a sample SER report.

The SER report contains the following:

- Standard report header
  - Relay and terminal identification
  - Date and time of report
- SER number
- SER date and time
- Relay element or condition
- Element state

```
Relay 1                                    Date: 03/16/2001  Time: 13:09:29.341
Station A                                  Serial Number: 2001001234
FID=SEL-411L-R101-V0-Z001001-D20010315
#      DATE        TIME          ELEMENT              STATE
6    03/15/2001  00:00:00.004  Power-up             Group 1
5    03/15/2001  00:00:00.022  Relay                Enabled
4    03/15/2001  00:30:00.021  GROUND O/C 1 LINE 1  51S1 PICKED UP
3    03/15/2001  00:30:03.221  GROUND O/C 1 LINE 1  51S1 TIMEOUT
2    03/15/2001  00:32:00.114  GROUND O/C 1 LINE 1  51S1 RESET
1    03/15/2001  00:32:00.114  GROUND O/C 1 LINE 1  51S1 DROPOUT

 SER                                  Relay Element
Number                                or Condition
```

Figure 9.15 Sample SER Report

In the SER report, the oldest information has the highest number. The newest information is always #1. When using a terminal, you can order the positions of the SER records in the SER report.

Viewing the SER Report

The relay displays the SER records in ASCII and binary formats.

Access the SER report from the communications ports and communications cards in Access Level 1 and higher. You can independently clear/reset already viewed SER data at each communications port (with the **SER CV** or **SER RV** command) so that users at other ports (SCADA, Engineering, for example) can retrieve complete SER reports. The **SER CV** or **SER RV** command will not clear any SER data that has been recorded, but not viewed, on a particular serial port. To clear all SER data on a serial port, use the **SER C** or **SER R** command.

To clear all SER data from all serial ports, use the **SER CA** or **SER RA** command, available only from Access Levels P, A, O, and 2. This procedure would normally be used after relay commissioning or testing.

Use an ASCII terminal or QuickSet to examine SER records. You can use the **SER** command to view the SER report by date, date range, SER number, or SER number range. The relay labels each new SER record with a unique number.

Table 9.3 SER Commands

Command	Description
SER	Return the 20 most recent records from the SER, with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list.
SER *k*	Return the *k* most recent records from the SER, with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list.
SER *m n* [a]	Return the SER records from *m* to *n*. If *m* is greater than *n*, records appear with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list. If *m* is less than *n*, records appear with the most recent (lowest number) at the top of the list and the oldest (highest number) at the bottom of the list.
SER *date1* [b]	Return the SER records on date *date1*.
SER *date1 date2*	Return the SER records from *date1* at the top of the list to *date2* at the bottom of the list.
SER C or **SER R**	Clear SER records on the present port.
SER CA or **SER RA**	Clear SER data for all ports.
SER CV or **SER RV**	Clear viewed SER records on the present port.
SER D	List chattering SER elements that the relay is removing from the SER records.

[a] The parameters *m* and *n* indicate SER numbers that the relay assigns at each SER trigger.
[b] Use the same date format as Global setting DATE_F.

You can retrieve SER records with QuickSet. The **HMI > Meter and Control** menu item gives you the SER report. The latest 200 SER events are viewable on the front-panel display through the front-panel EVENTS MENU.

CSER

The relay outputs a Compressed ASCII SER report for SCADA and other automation applications. Issue the CSE command to view the Compressed ASCII SER report. A sample of the SER report appears in *Figure 9.16*; this is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of the lines in the Compressed ASCII report.

Items included in the Compressed ASCII SER report are similar to the SER report, although the relay reports the items in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

```
"RID","SID","FID","03e2"                                                    Report Header
"Relay 1","Station A","SEL-411L-R101-V0-Z001001-D20010315","0dfc"

"#","MONTH","DAY","YEAR","HOUR","MIN","SEC","MSEC","ELEMENT","STATE","0FC8"
1,3,15,2001,00,32,00,114,"GROUND_0/C_1_LINE_1","51S1_DROPOUT","09D2"
2,3,15,2001,00,32,00,114,"GROUND_0/C_1_LINE_1","51S1_RESET","08E7"          SER Data (six records)
3,3,15,2001,00,30,03,221,"GROUND_0/C_1_LINE_1","51S1_TIMEOUT","09B0"
4,3,15,2001,00,30,00,021,"GROUND_0/C_1_LINE_1","51S1_PICK_UP","097B"
5,3,15,2001,00,00,00,222,"Relay","Enabled","09BA"
6,3,15,2001,00,00,00,004,"Power-up","Group 1","0A0A"
```

Figure 9.16 Sample Compressed ASCII SER Report

SER File Download

You can also download the SER data as a file from the relay. Use a terminal emulation program with file transfer capability. At an Access Level 1 prompt or higher type **FILE READ REPORTS SER.TXT <Enter>**. Start the terminal download routine to store the file on your computer. If you want the Compressed ASCII file, type **FILE READ REPORTS CSER.TXT <Enter>**.

Setting SER Points

NOTE: The relay is limited to storing SER points at a rate of approximately 6000 per hour. Be careful to select points that will not lead to this rate being exceeded.

You program the relay elements that trigger an SER record. You can select as many as 250 elements. These triggers, or points, can include control input and control output state changes, element pickups and dropouts, recloser state changes, and so on. Use the **SET R** command from a terminal, or use QuickSet **Report** branch of the Settings tree view to enter **SER Points**.

Use the text-edit line mode settings method to enter or delete SER elements. To set an SER element, enter the five items of this comma-delimited string (all but the first parameter are optional): Relay Word Bit, Reporting Name, Set State Name, Clear State Name, HMI Alarm.

The relay defaults to the element name when you do not provide a reporting name. The default names for the set and clear states are Asserted and Deasserted, respectively. By default, SER Points are not configured for HMI alarm display. The relay always creates an SER record for power-up, relay enable and relay disable, any group change and settings change, diagnostic restart, and memory overflow.

Automatic Deletion and Reinsertion

The SER also includes an automatic deletion and reinsertion function. The relay automatically deletes oscillating SER items from SER recording. This function prevents overfilling the SER buffer with “chattering” information. Set Report setting ESERDEL (Enable SER Delete) to Y to enable this function, and select values for the setting SRDLCNT (SER Delete Count) and the setting SRDLTIM (SER Delete Time) that mask the chattering SER element. The relay removes an item from all SER recordings once a point has changed state more than SRDLCNT times in an SRDLTIM period. Once deleted from SER recording, the relay ignores the item for a 10 • SRDLTIM period. At the end of this period, the relay checks the chatter criteria and, if the point does not exceed the criteria, the relay automatically reinserts the item into SER recording. To see a list of deleted SER points, use the **SER D** command.

Signal Profiling

Use the analog signal profiling function to record and track values of as many as 20 analog quantities. This function provides data in CASCII that is compatible to import directly into applications like spreadsheets. Specify the specific analog quantities for profiling with the SPAQ Report settings. At the data acquisition rate of 5 minutes, the relay stores at least 10 days of all analog signals selected for profiling in nonvolatile memory. The report includes the time of acquisitions and the magnitude of each selected analog quantity. By defining conditions in the signal profiling enable SELOGIC variable setting (SPEN), you can record analog values at particular periods or conditions of interest.

SPAQgg (Analog Quantities for Signal Profiling)

Enter any analog quantity available in the relay from the Analog Quantity list in this freeform setting.

SPAR (Signal Profile Acquisition Rate)

Although you can select as many as 20 analog quantities, the signal acquisition rate is the same for all analog quantities. Select an acquisition rate of 1, 5, 15, 30, or 60 minutes.

SPEN (Signal Profile Enable)

Use this SELOGIC control equation to specify conditions under which the profiling must take place. If there are no conditions, be sure to set SPEN = 1, or else no data are recorded (default value of NA disables the function).

This page intentionally left blank

SECTION 10

Testing, Troubleshooting, and Maintenance

This section address the philosophy of relay testing, general approaches to testing and troubleshooting, troubleshooting common problems, and a few maintenance items. This section begins with guidelines for determining and establishing test routines for SEL-400 series relays. Follow the standard practices of your company in choosing testing philosophies, methods, and tools. The relay incorporates self-tests to help you diagnose potential difficulties should they occur. The section Relay Troubleshooting contains a quick-reference table for common relay operation problems.

Topics presented in this section include the following:

- *Testing Philosophy on page 10.1*
- *Testing Features and Tools on page 10.5*
- *Test Methods on page 10.8*
- *Relay Self-Tests on page 10.24*
- *Relay Troubleshooting on page 10.28*
- *Maintenance on page 10.31*
- *Technical Support on page 10.41*

All SEL-400 series relays are factory-calibrated; this section contains no calibration information. If you suspect that the relay is out of calibration, contact your Technical Service Center or the SEL factory.

Testing Philosophy

Protective relay testing generally consists of three categories: acceptance testing, commissioning testing, and maintenance testing. The categories differ in testing complexity and according to when these activities take place in the life of the relay.

Each testing category includes particular details as to when to perform the test, the testing goals at that time, and the relay functions that you need to test. This information is a guide to testing SEL-400 series relays; be sure to follow the practices of your company for relay testing.

Acceptance Testing

SEL performs detailed acceptance testing on all new relay models and versions. We are certain that your relay meets published specifications. Even so, you can perform acceptance testing on a new relay model to become familiar with the relay operating theory and settings; this familiarity helps you apply the relay accurately and correctly. A summary of acceptance testing guidelines is presented in *Table 10.1*.

Table 10.1 Acceptance Testing

Details	Description
Time	Test when qualifying a relay model for use on the utility system.
Goals	a) Confirm that the relay meets published critical performance specifications such as operating speed and element accuracy. b) Confirm that the relay meets the requirements of the intended application. c) Gain familiarity with relay settings and capabilities.
Test	Test all protection elements and logic functions critical to your intended application.

Commissioning Testing

SEL performs a complete functional check and calibration of each SEL-400 series relay before shipment so that your relay operates correctly and accurately. You should perform commissioning tests to verify proper connection of the relay to the power system and all auxiliary equipment. Check control signal inputs and outputs. Check breaker auxiliary inputs, SCADA control inputs, and monitoring outputs. Use an ac connection test to verify that the relay current and voltage inputs are the proper magnitude and phase rotation.

Brief fault tests confirm that the relay settings and protection scheme logic are correct. You do not need to test every relay element, timer, and function in these tests.

At commissioning, use the relay **METER** command to verify the ac current and voltage magnitude and phase rotation (see *Examining Metering Quantities on page 3.35*).

Use the **PUL** command to pulse relay control output operation. Use the **TAR** command to view relay targets and verify that control inputs are operational. Use **TEST DB**, **TEST DB2**, and **TEST FM** to check SCADA interfaces. (See *TEST DB on page 14.63*, *TEST DB2 on page 14.64*, and *TEST FM on page 14.65* for information on these relay commands.)

Table 10.2 lists guidelines for commissioning testing. For further discussion of these tests, see *Checking Relay Operation* in *Section 3: Testing* of the product-specific instruction manual.

Table 10.2 Commissioning Testing

Details	Description
Time	Test when installing a new protection system.
Goals	a) Validate all system ac and dc connections. b) Confirm that the relay functions as intended using your settings. c) Check that all auxiliary equipment operates as intended. d) Check SCADA interface.
Tests	Test all connected/monitored inputs and outputs, and the polarity and phase rotation of ac connections. Make simple checks of protection elements. Test communications interfaces.

TiDL Commissioning

The Time-Domain Link (TiDL) system uses a commissioning feature to identify that the connected remote Axion nodes meet the requirements of the supported topologies for the applied relay. These topologies are a balance between copper reduction and number of nodes. The nodes must be connected in one of the supported topologies so that the relay will map the voltages and currents accordingly.

The SEL-400 series relay will have a new interface on its back panel that replaces the original CT and PT input connections. These standard inputs are replaced with a remote module interface that supports eight fiber-optic ports, labeled **PORT 6A**–**PORT 6H** (see *Figure 10.1*).




Figure 10.1 Remote Module Interface

Once all of the remote Axion nodes are connected to the relay, press the **COMMISSION** pushbutton on the remote module interface. This process will verify that the connected ports and Axion nodes are installed according to one of the supported topologies. Once the process is complete, the topology will be stored in memory. At each additional startup of the relay, the firmware will validate that the connected modules match those of the stored configuration. It will recognize if any of the CT/PT modules within the node have changed. If the topology needs to be changed (e.g., modules are added or replaced), the system will need to be recommissioned by pressing the **COMMISSION** pushbutton.

When the commissioning and validation of the topology is complete, the voltages and currents will be mapped according to the topology assignments (see *Section 2: Installation* in the product-specific instruction manual). Secondary injection testing will take place at each Axion node. Test sources will be required to inject voltages and currents into the Axion node to verify the correct installation and mapping. Monitoring of the voltages and currents will remain in the control house with the relay.

In a TiDL application, the relay will have I/O on both the main board (100-level inputs and outputs) and one additional I/O board (200-level inputs and outputs). All other I/O will be received from the remote Axion modules and are mapped to the 300-, 400-, and 500-level inputs and outputs in the relay.

Use the **METER** command on the relay to verify the ac current and voltage magnitude and phase rotation (see *Examining Metering Quantities on page 3.35*). Use the **PUL** command on the relay to pulse relay control output operation and monitor the outputs on the relay and at the Axion node. Using a test set, voltages and currents can be applied to the remote inputs on the Axion and then monitored on the relay interface.

Maintenance Testing

All SEL-400 series relays use extensive self-testing routines and feature detailed metering and event reporting functions. These features reduce your dependence on routine maintenance testing. When you want to perform maintenance testing, follow the recommendations in *Table 10.3*.

Table 10.3 Maintenance Testing

Details	Description
Time	Test at scheduled intervals or when there is an indication of a problem with the relay or power system.
Goals	a) Confirm that the relay is measuring ac quantities accurately. b) Check that scheme logic and protection elements function correctly. c) Verify that auxiliary equipment functions correctly.
Tests	Test all relay features/power system components that did not operate during an actual fault within the past maintenance interval.

You can use the relay reporting features as maintenance tools. Periodically compare the relay **METER** command output to other meter readings on a line to verify that the relay measures currents and voltages correctly and accurately. Use the circuit breaker monitor, for example, to detect slow breaker auxiliary contact operations and increasing or varying breaker pole operating times. For details on these features, see *Circuit Breaker Monitor on page 8.1*.

Each occurrence of a fault tests the protection system and relay application. Review relay event reports in detail after each fault to determine the areas needing your attention. Use the event report current, voltage, and relay element data to determine that the relay protection elements and communications channels operate properly. Inspect event report input and output data to determine whether the relay asserts outputs at the correct times and whether auxiliary equipment operates properly.

At each maintenance interval, the only items to be tested are those that have not operated (via fault conditions and otherwise) during the maintenance interval. The basis for this testing philosophy is simple: you do not need to perform further maintenance testing for a correctly set and connected relay that measures the power system properly and for which no relay self-test has failed.

SEL-400 series relays are based on microprocessor technology; the relay internal processing characteristics do not change over time. For example, if time-overcurrent element operating times change, these changes occur because of alterations to relay settings and/or differences in the signals applied to the relay. You do not need to verify relay element operating characteristics as a part of maintenance checks.

SEL recommends that you limit maintenance tests on SEL relays according to the guidelines listed in *Table 10.3*. You will spend less time checking relay operations that function correctly. You can use the time you save to analyze event data and thoroughly test systems needing more attention.

Testing Features and Tools

All SEL-400 series relays provide the following features that can assist you during relay testing:

- Metering
- High-resolution oscillography
- Event reports
- Event summary reports
- Sequential Events Recorder (SER) reports
- IEC 61850 Mode/Behavior*
- IEC 61850 Simulation Mode*

*Only available on IEC 61850-enabled relays.

Certain relay commands are useful in confirming relay operation. The following commands, for example, aid you in testing the relay:

- **TAR**
- **PUL**
- **TEST DB**
- **TEST DB2**
- **TEST FM**
- **TEST SV**

In addition, the relay incorporates a low-level test interface where you can interrupt the connection between the relay input transformers and the input processing module. Use the low-level test interface to apply reduced-scale test quantities from the SEL-4000 Relay Test System; you do not need to use large power amplifiers to perform relay testing.

You can use the **TEST SV** and **COM SV** commands to verify Sampled Values (SV) communications

Metering

NOTE: Some relays support a single dc battery monitor. See the relay-specific instruction manual to determine whether one or two dc battery monitors are supported.

The specific metering data available depends on the relay model. See *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual for detailed information. In general, the metering data show the ac currents and voltages (magnitude and phase angle) connected to the relay in primary values. In addition, metering shows many other quantities including the power system frequency (FREQ) and the voltage input to the station dc battery monitors (Vdc1 and Vdc2). Compare these quantities against quantities from other devices of known accuracy. The metering data are available at the serial ports, from the ACSELERATOR QuickSet SEL-5030 Software HMI, and at the front-panel LCD METER menu. See *METER on page 14.45*, *Meter on page 4.16*, *QuickSet HMI on page 2.31*, *Examining Metering Quantities on page 3.35* for more information.

High-Resolution Oscillography

NOTE: Control Inputs are sampled at 2 kHz, and the raw binary data (prior to debounce timer conditioning) is available in high-resolution oscillography. The COMTRADE data labels for raw control input data are IN101–IN107, IN201–IN2*nn*, IN301–IN3*nn*,IN401–IN4*nn*, IN501–IN5*nn*, based on installed hardware, where *nn* = 01–08 or 01–24.

The relay takes an unfiltered data snapshot of the power system at each event trigger or trip. The relay samples power system data at high sample rates from 1 kHz to 8 kHz. You can use the ACSELERATOR Analytic Assistant SEL-5601 Software or other COMTRADE viewing program to export and view these raw data in a binary COMTRADE file format. Use high-resolution oscillography to capture fast power system transients or to examine low-frequency anomalies in the power system. See *Raw Data Oscillography on page 9.9* for more information.

Event Reports

NOTE: Control Inputs are sampled at 2 kHz, and then conditioned by a debounce timer. The resulting Relay Word bits are updated 8 times/cycle and are available in standard event report files.

The relay also generates a filtered-quantities event report in response to faults or disturbances. Each event report contains information on current and voltage, relay element states, control inputs, and control outputs. If you are unsure of the relay response or your test method, the event report provides you with information on the operating quantities that the relay used at the event trigger. The relay provides oscillographic displays of the filtered event report data, which give you a visual tool for testing relay operating quantities. You can use the serial ports and QuickSet to view event reports. See *Event Reports, Event Summaries, and Event Histories on page 9.12* for a complete discussion of event reports.

Event Summary Reports

The relay generates an event summary for each event report; use these event summaries to quickly verify proper relay operation. With event summaries, you can quickly compare the reported fault current and voltage magnitudes and angles against the reported fault location and fault type. If you question the relay response or your test method, you can obtain the full event report and the high-resolution oscillographic report for a more detailed analysis. See *Event Summary on page 9.25* for more information on the event summary.

SER Reports

The relay provides an SER report that time tags changes in relay elements, control inputs, and control outputs. Use the SER for convenient verification of the pickup and dropout of any relay element. For a complete discussion of the SER, see *Sequential Events Recorder (SER) on page 9.27*.

IEC 61850 Mode/Behavior and Simulation Mode

An IEC 61850 technology-based substation differs from traditional substations in that analog and binary signals are exchanged between process-level, bay-level, and substation-level IEDs via Ethernet messaging. The IEC 61850 standard supports various type of testing via IEC 61850 Mode/Behavior and Simulation mode. Refer to *IEC 61850 Testing on page 10.15*.

Test Commands

TAR Command

Use the **TAR** command to view the state of relay control inputs, relay outputs, and relay elements individually during a test. You can see relay targets at the serial ports, and from the front-panel LCD (see *TARGET on page 14.61* and *Operation and Target LEDs on page 4.33*).

PUL Command

Use the **PUL** command to test the control output circuits. The specified output closes if open, or opens if closed. You can use the **PUL** command at the serial ports, in the QuickSet HMI, and from the front-panel LCD (see *PULSE on page 14.53*, *QuickSet HMI on page 2.31*, and *Operation and Target LEDs on page 4.33*).

TEST DB Command

Use the **TEST DB** command for testing the relay database, which is used for Fast Message Data Access. The **TEST DB** command can be used to override any value in the relay database. Use the **MAP 1** command and the **VIEW 1** command to inspect the relay database (see *MAP on page 14.45*). You must be familiar with the relay database structure to use the **TEST DB** command effectively; see *Section 10: Communications Interfaces* in the product-specific instruction manual for more information.

TEST DB2 Command

Use the **TEST DB2** command to test the DNP3 and IEC 61850 interfaces. Values you enter are "override values." For more information on DNP3, see *Section 16: DNP3 Communication*. For more information on IEC 61850, see *Section 17: IEC 61850 Communication*.

TEST FM Command

Use the **TEST FM** command to override normal Fast Meter quantities for testing purposes. You can only override "reported" Fast Meter values (per-phase voltages and currents). You cannot directly test Fast Meter values that the relay derives from the reported values (power, sequence components, etc.). For more information on Fast Meter, see *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.

TEST SV Command

Use the **TEST SV** command on SEL merging unit, e.g., SEL-401 to enter SEL TEST SV mode. While in this mode, the merging unit publishes fixed secondary quantities scaled by the CTR and PTR ratios.

When you use the **TEST SV** command on the SEL SV subscriber relay, the SV relay enters the SEL TEST SV mode. The relay accepts SV messages from a merging unit that is also in TEST SV mode. Refer to *TEST SV on page 14.67* for more details.

Test Methods

Use the following methods to conveniently test the pickup and dropout of relay elements and other relay functions:

- Target indications (element pickup/dropout)
- Control output closures
- SER reports

The tests and procedures in the following sections are for 5 A relays. Scale values appropriately for 1 A relays.

Once you have completed a test, return the relay settings that you modified for the test to default or operational values.

Testing With Relay Word Bits

Use the communications port **TAR** command or the front panel to display the state of relay elements, control inputs, and control outputs. Viewing a change in relay element (Relay Word bit) status is a good way to verify the pickup settings you have entered for protection elements. See *Examining Relay Elements on page 3.43* for more information on examining relay elements by using a terminal and from the front panel.

Testing With Control Outputs

You can set the relay to operate a control output to test a single element. Set the SELOGIC control equation for a particular output (OUT101–OUT108, for example) to respond to the Relay Word bit for the element under test. See *Operating the Relay Inputs and Outputs on page 3.62* for configuring control inputs and control outputs. *Section 11: Relay Word Bits* in the product-specific instruction manual lists the names of the relay element logic outputs.

Example 10.1 Testing the 50P1 Element With a Control Output

This procedure shows how to set control output OUT105 to test the SEL-451 50P1 Phase Instantaneous Overcurrent element.

For this test, you must have a computer with QuickSet for the relay, a variable current source for relay testing, and a control output closure indicating device such as a test set or a VOM (volt ohmmeter).

In this example, use QuickSet to configure the relay. You must have a computer that is communicating with the relay and running QuickSet (see *Making Settings Changes in Initial Global Settings on page 3.20*).

Step 1. Prepare to control the relay with QuickSet by establishing communication, checking passwords, and reading relay settings.

Step 2. Click the **Outputs > Main Board** branch of the QuickSet Settings tree structure to view output settings (shown in *Figure 10.2*).

The **Main Board Outputs** dialog box appears.

Example 10.1 Testing the 50P1 Element With a Control Output (Continued)




Figure 10.2 Setting Main Board Outputs: QuickSet

Step 3. Set OUT105 to respond to the 50P1 element pickup.

a. Move the cursor to the OUT105 Main Board Output105 (SELOGIC) text box and double-click the left (regular) mouse button.

b. Delete the NA default setting.

c. Type 50P1.

d. Press **<Tab>** or click in any other text box.

The relay checks the validity of the setting you entered.

An invalid setting (you could have mistyped the element name) causes the OUT105 text box to turn red.

If the setting is valid, the text box displays the new setting on a white background.

Step 4. Click **File > Save** to save the new settings in QuickSet.

Step 5. Upload the new settings to the SEL-451.

a. Click **File > Send**.

QuickSet prompts you for the settings class you want to send to the relay, as shown in the Group Select dialog box in *Figure 10.3*.

b. Click the Output check box.

c. Click **OK**.

Example 10.1 Testing the 50P1 Element With a Control Output (Continued)

The relay responds with the Transfer Status dialog box, as shown in *Figure 10.3*.

If you see no error message, the new settings are loaded in the relay.




Figure 10.3 Uploading Output Settings to the SEL-451

Step 6. Connect an indicating device to OUT105 on the relay rear panel.

A VOM multi-tester on a low resistance scale can indicate an OUT105 control output closure.

Step 7. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input.

Step 8. Increase the current source to produce a current magnitude greater than 15.00 A secondary in the relay (to test the element).

When the 50P1 element picks up, the relay changes the 50P1 Relay Word bit to logical 1 and closes the output contacts of control output OUT105.

The indicating device operates.

Testing With SER

You can set the relay to generate a report from the SER to test relay elements; include the element that you want to test in the SER **Points and Aliases** list. Set aliases for the element name, set state, and clear state in the relay SER to simplify reading the SER report. See *Sequential Events Recorder (SER) on page 9.27* for complete information on the SER.

Example 10.2 Testing the SEL-451 51S1 Element by Using the SER

The SER gives exact time data for testing time-overcurrent element time-outs. Subtract the 51S1T assertion time from the 51S1 assertion time to check the operation time for this element. Use the factory defaults for the operating quantity, pickup level, curve, time dial, electromechanical reset, and torque control (*Table 10.4*).

The procedure in the following steps shows how to set the SER trigger lists to capture the selectable operating quantity time-overcurrent element 51S1 operating times. The procedure also shows how to set the torque control supervision for the 51S1 element.

Table 10.4 Selectable Operating Quantity Time-Overcurrent Element (51S1) Test Settings

Setting	Description	5A
51S1O	51S1 Operating Quantity (IA*n*, IB*n*, IC*n*, IMAX*n*, IA*n*R, IB*n*R, IC*n*R, IMAX*n*R, I1L, 3I2L, 3I0*n*)[a]	3I0L
51S1P	51S1 Overcurrent Pickup (0.25–16 A, secondary)	0.75
51S1C	51S1 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U3
51S1TD	51S1 Inverse-Time Overcurrent Time Dial (0.50–15.00)	1.00
51S1RS	51S1 Inverse-Time Overcurrent EM Reset (Y, N)	N
51S1TC	51S1 Torque Control (SELOGIC control equation)	1

[a] *n* = L, 1, and 2 for Line, Circuit Breaker 1, and Circuit Breaker 2, respectively. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary.

The relay uses *Equation 10.1* and *Equation 10.2* to determine the operating time for the 51S1 element. For a current input 50 percent greater than the default pickup, the test value, I_{TEST}, is:

$$\begin{aligned} I_{TEST} &= M \bullet (51S1P) \\ &= 1.5 \bullet (0.75\ A) \\ &= 1.125\ A \end{aligned}$$

Equation 10.1

where M is the pickup multiple and 51S1P is the element pickup value (see *Table 10.4*).

The operating time (t_p) for a time dial (TD) equal to 1 for the U3 (Very Inverse) Curve is:

$$\begin{aligned} t_p &= TD \bullet \left(0.0963 + \frac{3.88}{M^2 - 1}\right) \\ &= 1 \bullet 0.0963 + \frac{3.88}{1.5^2 - 1} \\ &= 3.2\ \text{seconds} \end{aligned}$$

Equation 10.2

Example 10.2 Testing the SEL-451 51S1 Element by Using the SER (Continued)

In this example, use QuickSet to configure the relay. You must have a computer that is communicating with the SEL-451 and running QuickSet (see *Making Settings Changes in Initial Global Settings on page 3.20*). You also need a variable current source for relay testing.

Step 1. Prepare to control the relay with QuickSet by establishing communication, checking passwords, and reading relay settings.

Step 2. Set the selectable operating quantity time-overcurrent element for test operation.

a. Open the **Group 1 > Set 1> Relay Configuration > Time Overcurrent** branch of the Settings tree view (see *Figure 10.4*).

b. Verify that enable setting E51S (Selectable Inverse-Time Overcurrent Element) is set to 1, or greater.

c. In the **Time Overcurrent** dialog box, change setting **51S1O Operating Quantity** to **3I0L**.

d. Change the remaining element configurations to match *Table 10.4*.




Figure 10.4 Checking the 51S1 Overcurrent Element: QuickSet

Step 3. View the SER settings.

a. Click the + next to the **Report** branch of the QuickSet Settings tree view structure shown in *Figure 10.5*.

b. Click on the **SER Points and Aliases** branch.

Example 10.2 Testing the SEL-451 51S1 Element by Using the SER (Continued)




Figure 10.5 Setting SER Points and Aliases: QuickSet

Step 4. Enter SER element names and aliases.

a. Scroll down to find **SITM1 SER Points and Aliases, Point 1** entry field, and then click the ... button beside the entry box.

b. Click the ... button beside the **Relay Word Bit** entry field.

c. Select Overcurrent Element Bits.

d. Double-click on **51S1T** to copy the name into the **Relay Word Bit** field.

e. Type **GROUND O/C 1 LINE 1** in the **Reporting Name** field.

f. Type **51S1 TIMEOUT** in the **Set State Name** field.

g. Type **51S1 DROPOUT** in the **Clear State Name** field.

h. Click on the **OK** button.

i. Repeat *Step a–Step h* for **SITM2 SER Points and Aliases, Point 2**, with setting values **51S1, GROUND O/C 1 LINE 1, 51S1 PICKED UP, 51S1 RESET**. *Figure 10.5* shows the entry field for SITM2 just before pressing the **OK** button.

You can enter as many as 250 relay elements in the **SER Points and Aliases** list (see *Sequential Events Recorder (SER) on page 9.27*).

Example 10.2 Testing the SEL-451 51S1 Element by Using the SER (Continued)

Step 5. Click **File > Save** to save the new settings in QuickSet.

Step 6. Upload the new settings to the SEL-451.

a. Click **File > Send**.

b. QuickSet prompts you for the settings class you want to send to the relay, as shown in the **Group Select** dialog box of *Figure 10.6*.

c. Select the check box for **Group 1** and for **Report**.

d. Click **OK**.

QuickSet responds with a **Transfer Status** dialog box as in *Figure 10.7*.

If you see no error message, the new settings are loaded in the relay.




Figure 10.6 Uploading Group 1 and Report Settings to SEL-451

Step 7. Connect a test source to the relay.

a. Set the current output of a test source to zero output level.

b. Connect a single-phase current output of the test source to the IAW analog input.

Step 8. Test the element.

a. Increase the current source to produce a current magnitude of 1.125 A secondary in the relay.

b. Keep the current source at this level past the expected element time-out (longer than 3.2 seconds).

c. Return the current source to zero after the element times out.

Step 9. Select the **HMI** menu (top toolbar) to start the QuickSet HMI interface.

Step 10. View the SER report. Click the **SER** button of the HMI tree view.

QuickSet displays the SER report similar to *Figure 10.7*.

The time difference between SER entries **51S1 PICKED UP** and **51S1 TIMEOUT** is approximately 3.2 seconds.

Example 10.2 Testing the SEL-451 51S1 Element by Using the SER (Continued)




Figure 10.7 SER Report: QuickSet HMI

IEC 61850 Testing

Commissioning and maintenance testing of a relay typically involves applying an alternate source of secondary voltages and currents as well as isolating relay output contacts used to trip circuit breakers. Traditionally, physical panel switches have facilitated these testing operations. More recently, the IEC 61850 standard has introduced mechanisms for emulating these switching and isolation functions within the communications protocol itself. This gives testing personnel additional flexibility in designing test procedures. This section discusses three testing mechanisms: IEC 61850 Mode/Behavior, IEC 61850 Simulation mode, and the SEL **TEST SV** command.

NOTE: The example in this section is meant to illustrate the use of IEC 61850 standard operating modes. Always follow the testing practices and philosophy of your company.

IEC 61850 describes different protection and automation functions according to standardized language (IEC 61850-7-4). It describes substation protection and automation functions in abstract models and organizes components in hierarchical structures. The standard describes substation protection and automation functions in hierarchical structures. A CID file describes components of an IED that is composed of logical devices and logical nodes (protection and automation functions, such as the distance protection element PDIS). An IED can host multiple logical devices, and, in turn, logical devices may host a group of logical nodes. Additionally, logical nodes inside a logical device can serve as supervision signals to logical nodes of other logical devices.

IEC 61850 Simulation mode and IEC 61850 Mode and Behavior are tools to isolate specific IEDs and logical nodes for testing, analogous to how test switches are used to physically isolate specific devices in a testing procedure.

When in IEC 61850 Simulation mode, if the normal messages and simulated messages with simulation flag set are both present, the IED processes the simulated messages and ignores the normal ones. For example, if an SV subscriber

relay in IEC 61850 Simulation mode sees an SV message and a similar SV message with the simulated flag set, the subscriber relay processes the simulated SV messages and ignores the normal SV messages until the relay is no longer in Simulation mode. While an IED is in IEC 61850 Simulation mode, simulation activation has no effect on the Manufacturing Message Specification (MMS) client and server communications service.

IEC 61850 Simulation mode is applied at the IED level. Additionally, messages produced by the IED in response to simulated data do not have their own simulation flag set. The simulation flag does not propitiate automatically. For these reasons, IEC 61850 Simulation mode is insufficient to handle many testing cases, especially when device isolation in an energized substation is necessary.

IEC 61850 Mode/Behavior is another mechanism that supports isolation of one IED, a set of IEDs, or a set of functions represented by logical nodes in a system. While the IED or a logical node is placed in different modes, the IED reports its status by setting or clearing the quality attribute validity and test. While other IEDs or logical nodes do not participate in the testing, they remain in the On mode and discard messages with test quality set. *Example 10.3* describes an example of applying IEC 61850 Mode/Behavior and Simulation mode.

See *IEC 61850 Simulation Mode on page 17.24* and *IEC 61850 Mode/Behavior on page 17.24* for operation details.

Example 10.3 Maintenance Testing SEL-487B Bus Differential Protection

Figure 10.8 describes a partial logical diagram for a breaker-and-a-half bus protection. In this application, SEL-401 #1 and SEL-401 #3 provide current measurements to the SEL-487B SV Subscriber Relay for bus differential protection. If the SEL-487B detects an internal fault, it sends a trip signal to SEL-401 #1 and SEL-401 #3 to operate Circuit Breaker 1 and Circuit Breaker 3, respectively. The logical models for current and voltage measurement are logical nodes TCTR and TVTR. The logical model for circuit breakers is represented by logical node XCBR. The logical node PDIS represents distance protection. Logical node IHMI represents the human-machine interface. *Figure 10.8* describes the logical model of the application. *Table 10.5* describes the data GOOSE and SV messages transmit.

Example 10.3 Maintenance Testing SEL-487B Bus Differential Protection (Continued)




Figure 10.8 IEC 61850 Logical Modeling

Table 10.5 Data Transmitted in GOOSE and SV Messages

Messages	Information Transmitted
GOOSE 1	PTRC1.Op.general PTRC1.q
GOOSE 2	PTRC.Op.general PTRC2.q
SV1	TCTR2
SV2	TCTR5
SV3	TCTR1, TVTR
SV4	TCTR3

Example 10.3 Maintenance Testing SEL-487B Bus Differential Protection (Continued)

NOTE: The procedures specified in this section are for initial relay testing only. Follow your company policy for connecting the relay to the power system.

To test a device in an energized substation, perform the following general steps:

Step 1. Isolate the device(s) under test.

Step 2. Connect a test set to those device(s) under test.

Step 3. Apply test signals and execute test.

Step 4. Disconnect the test equipment and place the device(s) back in normal operation.

Figure 10.9 illustrates use of IEC 61850 Mode/Behavior and IEC 61850 Simulation mode in the process of testing PDIF of the SEL-487B in *Figure 10.8*.

Step 1. Isolate the SEL-487B by placing the device into Test/Blocked mode and then Simulation mode.

Change SEL-487B IEC 61850 Mode/Behavior and Simulation mode so that Mod.stVal = Test/Blocked and Sim.stVal = True. The IED is isolated, so SV messages from SEL-401 #1 and SEL-401 #3 are not processed. The outgoing GOOSE messages from the SEL-487B sent to control CB1 and CB3 are not processed because they are flagged with q.test = True and the SEL-401 #1 and SEL-401 #3 are in the On mode. The MMS communication between the PDIF and logical node IHMI is also flagged with q.test = True. The SEL-487B is logically isolated and its contact outputs are physically blocked as *Figure 10.9* shows. If the device is placed into Test mode (as opposed to Test/Blocked mode), the physical contact outputs operate if the device detects a bus fault based on received testing SV messages.

SEL-400 series relays support other communications protocols such as MIRRORED BITS and IEEE C37.118 Synchrophasor Protocols. If the device under test communicates with other IEDs over protocols that IEC 61850 does not define, it is necessary to consider the impact of IEC 61850 Simulation mode and Mode/Behavior. For example, consider the impact on block signals exchanged via MIRRORED BITS protocol when testing requires that there be no misoperation on IEDs that receive MB messages.

To support such situations, you may need to build logic to provide supervisory information that is transmitted via MB.

For example, if we want to block MB from transmitting a status change of PLT01 while the relay is in Blocked or Test/Blocked mode, we can supply the following custom logic example to the protection logic.

PSV01 := (I850MOD = 2) OR (I850MOD = 4)

Example 10.3 Maintenance Testing SEL-487B Bus Differential Protection (Continued)

PSV01 can thus supervise transmitted MIRRORED BITS.

For example, TMB1A := PLT01 AND NOT PSV01.

If using IEEE C37.238 Synchrophasor Protocol, engineers can use SELOGIC control equation PMTEST to associate IEC 61850 Mode/Behavior with Synchrophasor data quality. PMTEST is the SELOGIC control equation that indicates PMU is in a test mode.

PSV01 := (I850MOD = 2) OR (I850MOD = 4)

PMTEST := PSV01




Figure 10.9 Isolate an IED Through Use of IEC 61850 Mode/Behavior and Simulation Mode

Step 2. Connect test equipment and start injecting testing signals. In this example, the test set transmits SV messages SV1_Test and SV2_Test with q.test = True and the simulation flag = True.

Step 3. Use the testing equipment to vary testing signals, and execute required test cases to verify the PDIF function. *Table 10.6* lists the quality test and simulation flag for the normal and simulated GOOSE and SV messages.

Example 10.3 Maintenance Testing SEL-487B Bus Differential Protection (Continued)




Figure 10.10 Inject Simulated Test Signals Through Use of Test Equipment

NOTE: The IEC 61850 Mode/Behavior and IEC 61850 Simulation mode are implemented at the physical device level on SEL-400 series relays.

Table 10.6 Message Quality Test and Simulation Flag

Message	q.test	Simulation Flag
SV1_Test	True	True
SV2_Test	True	True
GOOSE1	True	False
SV1	False	False
SV2	False	False

Step 4. Return the device to normal operation by first taking the device under test out of Simulation mode (Sim.stVal = False). The relay stops processing test signals from the test equipment to avoid any possible misoperation resulting from the presence of simulated messages. Then change the relay IEC 61850 mode to On mode (Mod.stVal = On) to cause the IED to resume normal operation.

Example 10.4 Checking Remote Data Acquisition With the TEST SV Command

SV subscriber relays do not support copper connections to instrument transformers. Because of this, it is necessary to check the validity of the digital samples. To provide assistance with this validity check, the SEL subscriber relay supports the SEL TEST SV mode.

This example uses the **TEST SV** command and the **COM SV** command. Refer to *Section 9: ASCII Command Reference* in the product-specific instruction manual for descriptions of the **TEST SV** and **COM SV** commands.

SEL created the TEST SV mode as a commissioning tool to help users perform easy validation of the process bus communication and the SV samples. While in TEST SV mode, the SEL merging unit generates test signals on all configured SV streams. The test bit in the quality attribute asserts for all published SV messages. The published signals are scaled from secondary (*Table 10.7*) to primary, in accordance with the CT and PT ratio setting as follows:

- CTRW is used for both IW and IX scaling
- PTRY is used for both VY and VZ scaling

Table 10.7 Secondary Quantities for the SEL-401 and SEL-421-7 With SV Publication Capability

IEC	SEL	Magnitude (RMS)		Angle (Degrees)	
		5 A[a]	1 A[a]	ABC Rotation	ACB Rotation
I1	IA	5	1	0	0
I2	IB	5	1	–120	120
I3	IC	5	1	120	–120
I4	IN	0[b]	0[b]	0[b]	0[b]
V1	VA	67	67	0	0
V2	VB	67	67	–120	120
V3	VC	67	67	120	–120
V4	VN	0[b]	0[b]	0[b]	0[b]

[a] 1 A or 5 A nominal current.

[b] The neutral channel is the sum of the waveforms for A-, B-, and C-Phase.

The neutral channel is the sum of the waveforms for A-, B-, and C-Phase. The published SV message rate is determined by the NFREQ setting.

Whenever the **TEST SV** command is entered, the relay starts or restarts a 15-minute timer to run in TEST SV mode before terminating TEST SV mode.

See the following procedure for verifying SV process bus communications between configured merging units and SV relays.

NOTE: Users can also see TEST SV mode indications from the ASCII commands **COM SV**, **STA A**, and **CST**.

On a merging unit that is configured to publish the desired current and voltage channels, enter TEST SV mode by issuing the **TEST SV** command.

Step 1. Issue the **COM SV** command to view the publication status (shown in *Figure 10.11*).

Step 2. Issue the **TAR SVPTST** command to view the TEST SV mode indicator, as shown in *Figure 10.12*. If SVPTST asserts, the merging unit is operating in TEST SV mode.

Example 10.4 Checking Remote Data Acquisition With the TEST SV Command (Continued)

```
=>>TEST SV
WARNING: Test mode is not a regular operation.
Actual values will be overridden by test values.

Are you sure (Y/N)?Y

Relay 1                                    Date: 01/01/2019  Time: 10:42:33:331
Station A                                  Serial Number: 0000000000

Test mode active. Use TEST SV OFF to exit test mode.
Test mode will automatically terminate after 15 minutes.

=>>COM SV

IEC 61850 Mode/Behavior: ON

SEL TEST SV Mode: ON

SV Publication Information

 MultiCastAddr   Ptag:Vlan AppID  smpSynch
_____________________________________________________________________________

AO421_7P_O06_ICD_1CFG/LLNO$MS$MSVCBO1
 01-0C-CD-04-00-66  4:1    4000      1
 SV ID: 4000
 Data Set: AO421_7P_O06_ICD_1CFG/LLNO$PhsMeas1
AO421_7P_O06_ICD_1CFG/LLNO$MS$MSVCBO2
 01-0C-CD-04-00-67  4:1    4000      1
 SV ID: 4000
 Data Set: AO421_7P_O06_ICD_1CFG/LLNO$PhsMeas1

=>>
```

Figure 10.11 TEST SV Mode Status in the COM SV Response

```
=>>TAR SVPTST

*       SVPTST  *       *       *       *       *       *
0       1       0       0       0       0       0       0

=>>
```

Figure 10.12 TEST SV Mode Indicator

On the SV subscriber relay, enter TEST SV mode by issuing the **TEST SV** command.

Step 1. Issue the **COM SV** command to view the subscription status, as shown in *Figure 10.13*. *Figure 10.13* also shows that before entering the TEST SV mode, the relay indicates **INVALID QUAL** for the incoming SV stream. After the relay enters the TEST SV mode, the relay recognizes the quality and indicates that the quality attribute test bit asserts by displaying the **QUALITY (TEST)** code.

Example 10.4 Checking Remote Data Acquisition With the TEST SV Command (Continued)

```
=>>COM SV

IEC 61850 Mode/Behavior: ON

SEL TEST SV Mode: OFF

SIMULATED Mode: OFF

SV Subscription Status

 MultiCastAddr   Ptag:Vlan AppID  smpSynch    Code          Network Delay(ms)
_____________________________________________________________________________
A0421_7P_006_ICD_1CFG/LLN0$MS$MSVCB01
 01-0C-CD-04-00-66  4:1    4000      1      INVALID QUAL          NA
 SV ID: 4000
 Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
A0421_7P_006_ICD_1CFG/LLN0$MS$MSVCB02
 01-0C-CD-04-00-67  4:1    4000      1      INVALID QUAL          NA
 SV ID: 4000
 Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1

=>>TEST SV

WARNING: Test mode is not a regular operation.
Actual values will be overridden by test values.

Are you sure (Y/N)?Y

Relay 1                                  Date: 01/01/2019  Time: 10:49:39:552
Station A                                Serial Number: 0000000000

Test mode active. Use TEST SV OFF to exit test mode.
Test mode will automatically terminate after 15 minutes.

=>>COM SV

IEC 61850 Mode/Behavior: ON

SEL TEST SV Mode: ON

SIMULATED Mode: OFF

SV Subscription Status

 MultiCastAddr   Ptag:Vlan AppID  smpSynch    Code          Network Delay(ms)
_____________________________________________________________________________
A0421_7P_006_ICD_1CFG/LLN0$MS$MSVCB01
 01-0C-CD-04-00-66  4:1    4000      1      QUALITY (TEST)        0.63
 SV ID: 4000
 Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
A0421_7P_006_ICD_1CFG/LLN0$MS$MSVCB02
 01-0C-CD-04-00-67  4:1    4000      1      QUALITY (TEST)        0.63
 SV ID: 4000
 Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1

=>>
```

Figure 10.13 Enter TEST SV Mode in the Relay

Step 2. Issue the **TAR SVTST** command to view the TEST SV mode indicator, as shown in *Figure 10.14*.

```
=>>TAR SVSTST

SVSALM  SVSTST  SVCC    *       *       *       *       *
0       1       1       0       0       0       0       0

=>>
```

Figure 10.14 TEST SV Mode Indicator

Step 3. Issue the **MET** command to verify that the relay current and voltage inputs are the proper magnitude and phase rotation (see *Examining Metering Quantities on page 3.35*). *Figure 10.15* shows the output of the **MET** command in this example.

Example 10.4 Checking Remote Data Acquisition With the TEST SV Command (Continued)

```
=>>MET <Enter>

Relay 1                                    Date: 01/01/2019 Time: 02:08:46.920
Station A                                  Serial Number: 0000000000



Fundamental Meter: Winding S

              Phase Currents                   Sequence Currents
           IA         IB         IC          I1         3I2       3I0
MAG(A,pri)  999.293    999.319    999.317      999.310    0.008      0.059
ANG(deg)     -0.00   -120.00    120.00         -0.00     1.46    -177.41

            Phase Voltages - PT -              Sequence Voltages
           VA         VB         VC          V1         3V2       3V0
MAG (kV)    133.903   133.903   133.903      133.903    0.00       0.00
ANG(deg)     -0.00   -120.00    120.00         0.00   137.62     173.77

Power Quantities
Active Power P (MW,pri)
     PA          PB          PC          3P
 133.81      133.81      133.81       401.43

Reactive Power Q (MVAr,pri)
     QA          QB          QC          3Q
   0.00        0.00       -0.00         0.00

Apparent Power  S (MVA,pri)
     SA          SB          SC          3S
 133.81      133.81      133.81       401.43

Power factor
 Phase A     Phase B     Phase C     3-Phase
 1.00        1.00        1.00        1.00

Line-to-Line Voltage
                PT - V                          PT - Z
           VAB        VBC        VCA          VAB        VBC        VCA
MAG (kV)   231.925    231.930    231.923        0.005      0.007      0.005
ANG(deg)    30.00     -90.00     150.00      -166.32      61.99     -75.31

FREQ (Hz) 60.00           Frequency Tracking = Y
VDC (V)   115.82          V/Hz       -----%

=>>
```

Figure 10.15 MET Command Response

Commissioning tests help you verify that you have properly connected the relay to the power system and all auxiliary equipment. These tests confirm proper connection of control inputs and control outputs as well (see *Operating the Relay Inputs and Outputs on page 3.62*.

Relay Self-Tests

The relay continuously runs many self-tests to detect out-of-tolerance conditions. These tests run at the same time as relay protection and automation logic, but do not degrade relay performance.

The relay provides a number of alarms to indicate different conditions, as shown in *Table 10.8*.

Table 10.8 Alarm Relay Word Bits (Sheet 1 of 2)

Alarm Relay Word Bit	Description
HALARML	Latches for any relay failures.
HALARMP	Asserts for approximately five seconds when a warning condition occurs.

Table 10.8 Alarm Relay Word Bits (Sheet 2 of 2)

Alarm Relay Word Bit	Description
HALARMA	Starts pulsing for five seconds every minute whenever a new warning condition occurs and continues to pulse until the RST_HAL logic reset is asserted.
RST_HAL	Resets the HALARMA operation (similar to the other logic resets in the relay).
HALARM	Equivalent to HALARML OR HALARMP.
SETCHG	Pulses for at least one second whenever settings are changed.
GRPSW	Pulses for at least one second whenever groups are switched.
ACCESS	This bit is set when a user is logged in at Access Level B or higher.
BADPASS	Pulses for at least one second whenever a user enters three successive bad passwords.
SALARM	BADPASS OR SETCHG OR GRPSW OR Ethernet FW upgrade attempt.

The relay reports out-of-tolerance conditions as a status warning or status failure. For conditions that do not compromise relay protection, yet are beyond expected limits, the relay issues a status warning and continues to operate. A severe out-of-tolerance condition causes the relay to declare a status failure and enter a protection-disabled state. During a protection-disabled state, the relay suspends protection element processing and trip logic processing and de-energizes all control outputs. When disabled, the **ENABLED** front-panel LED is not illuminated.

The relay signals a status warning by pulsing the HALARMP, HALARMA, and HALARM Relay Word bits (hardware alarm) to logical 1 for five seconds. For a status failure, the relay latches the HALARML and HALARM Relay Word bits at logical 1. Some hardware failures prevent the relay from operating. In such cases, Relay Word bits HALARML and HALARM do not assert.

Once HALARMP pulses, Relay Word bit HALARMA continues to assert for approximately five seconds once per minute to indicate that a hardware warning has occurred. HALARMA continues to pulse until it is reset by pulsing SELOGIC control equation RST_HAL. Restarting the relay also resets HALARMA. HALARMP does not assert again for the same alarm condition, unless the condition is cleared and returns.

The relay will automatically restart as many as two times on certain diagnostic failures. In many instances, this will correct the failure. When this occurs, the relay will log a `Diagnostic Restart` in the SER.

To provide remote status indication, connect the b contact of OUT108 to your control system remote alarm input and program the output SELOGIC control equation to respond to NOT (SALARM OR HALARM).

If you repeatedly receive status warnings, check relay operating conditions as soon as possible. Take preventive action early during the development of potential problems to avoid system failures. For any status failure, contact your Technical Service Center or the SEL factory immediately (see *Technical Support on page 10.41*).

The relay generates an automatic status report at the serial ports for a self-test status failure if you set Port setting AUTO := Y. The relay issues a status message with a format identical to the **STATUS** command output, but includes the power supply information from the **STA A** response. The relay also displays status warning and status failure automatic messages on the front-panel LCD. Use the serial port **STATUS** and **CSTATUS** commands and the front-panel `RELAY STA-`

TUS menu to display status warnings and status failures. See *STATUS on page 14.58*, *Checking Relay Status on page 3.11*, and *Relay Status on page 4.30* for more information on automatic status notifications and on viewing relay status.

The relay includes self-diagnostics that monitor settings, hardware, and communication. The settings diagnostic checks if an internal error may have caused the calibration settings to be lost or corrupted, which would introduce errors in the magnitude and angles of the voltages and currents measured. The hardware diagnostics monitor any component change that does not match the part number, as well as hardware failures in the power supply, processors, and digital samplers. For relays that support remote data acquisition, such as TiDL, the relay will monitor the connection to the remote data or the communication board in the relay that receives the remote data. Finally, the diagnostics monitor communications such as Ethernet, serial, and 87L connections. The **STATUS** command notifies the user if any of the diagnostics trigger a warning or a failure. In cases where the issue is a failure the relay will become disabled and protection will be inhibited.

Status

Figure 10.16 is a sample **STATUS** screen from the Status option of the QuickSet **HMI > Meter and Control** tree view (the terminal **STATUS** report is similar). *Figure 10.17* is the **STATUS A** report showing all status information on a terminal.




Figure 10.16 Relay Status: QuickSet HMI

```
=>>STA A <Enter>
Relay 1                                  Date: 03/15/2015 Time: 04:48:49.938
Station A                                Serial Number: 0000000000
FID=SEL-451-5-Rxxx-V0-Zxxxxxx-Dyyyymmdd    CID=0xxxxx
```

Figure 10.17 Relay Status From a STATUS A Command on a Terminal

```
Failures
  No Failures
Warnings
  No Warnings
Channel Offsets (mV)   W=Warn    F=Fail
  CH1  CH2  CH3  CH4  CH5  CH6  CH7  CH8  CH9 CH10 CH11 CH12  MOF
    0    0    0    0    0    0    0    0    0    0    0    0    0

Power Supply Voltages (V)   W=Warn    F=Fail
  3.3V_PS  5V_PS  N5V_PS  15V_PS   N15V_PS
     3.28   4.91   -4.93   14.70    -14.79
Temperature
   23.7 degrees Celsius
Communication Interfaces

Active High Accuracy Time Synchronization Source: IRIG-B
  IRIG-B Source PRESENT
SELogic Relay Programming Environment Errors
  No Errors
Relay Enabled
=>>
```

Figure 10.17 Relay Status From a STATUS A Command on a Terminal (Continued)

CSTATUS

The relay also reports status information in the Compressed ASCII format when you issue the CST command. An example Compressed ASCII status message is shown in *Figure 10.18*.

```
"RID","SID","FID","yyyy",
"relay_name","station_name","SEL-451-x-Rxx-Vx-Zxxxxxx-Dxxxxxxxx","yyyy"
"MONTH","DAY","YEAR","HOUR","MIN","SEC","MSEC","yyyy"
(Month),(Day),(Year),(Hour),(Min),(Sec),(MSec),"yyyy"

"CPU_RAM","CPU_PROG","SELBOOT","CPU_SET","DSP_RAM","DSP","DSP_CSUM","DSP_T_OUT","CPUDSP_RAM","FRNT_PNL","CAL_BOARDA","CCRD_
   CHG","COMM_CARD","ANA_CONV","IO_1","IO_2","yyyy"
"(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or
   F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","yyyy"
"ATOD_OFFST","MSTR_OFFST","3.3V_PS","5V_PS","N5V_PS","15V_PS","N15V_PS","TEMP_STA","TEMP","PRT_O_LOAD","LCD_ERROR","FPGA","
   yyyy"

"(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)","(Ok or F)",(Temp value),"(Ok or
   F)","(Ok or F)","(Ok or F)","yyyy"
"MBA","MBB","ACTTIM_SRC","SELOG_MATH","FM_TEST","DB_TEST","DB2_TEST","RLY_STA","PRT_F_TP","PRT_1_TP","PRT_2_TP","PRT_3_TP",
   "PRT_5_TP","yyyy"
(Inac or Ok or F),(Inac or Ok or F),(HIRIG or IRIG or " "),(Enabled or Disabled), (Enabled or Disabled), (Enabled or
   Disabled), (Enabled or Disabled),(F,O-5), (F,O-5), (F,O-5), (F,O-5), (F,O-5),"yyyy"
```

Figure 10.18 Example Compressed ASCII Status Message

Definitions for the items and fields in the Compressed ASCII configuration are listed below:

- *yyyy* is the checksum
- *x* is text in the FID (Firmware ID) string
- (description) is text that the relay supplies
- (Ok or W or F) is normal, warning, or failure, respectively

Firmware Version Number

At the top of each status report the relay displays the present firmware version number that identifies the software program that controls relay functions. The firmware version is the four-place designator immediately following the relay model number (the first characters in the firmware identification or FID string). The first character in the four-place firmware version number is R (representing Release).

Figure 10.16 and *Figure 10.17* show the location of the FID sting, with a blank or generic response. To see the actual FID string for the firmware version described in this manual, see *Appendix A: Firmware, ICD File, and Manual Versions* in the product-specific instruction manual for firmware version information.

Relay Troubleshooting

Inspection Procedure

Complete the following inspection procedure before disturbing the system. After you finish the inspection, proceed to *Troubleshooting Procedures on page 10.28*.

Step 1. Confirm that the power is on. Do not turn the relay off.

Step 2. Measure and record the control power voltage at the relay **POWER** terminals marked **+** and **–** on the rear-panel terminal strip.

Step 3. Measure and record the voltages at all control inputs.

Step 4. Measure and record the state of all control outputs.

Step 5. Inspect the serial communications ports cabling to be sure that a communications device is connected to at least one communications port.

Troubleshooting Procedures

Troubleshooting procedures for common problems are listed in *Table 10.9* and *Table 10.10*. The table lists each symptom, possible causes, and corresponding diagnoses/solutions. Related ASCII commands are listed in bold capitals. See *Section 14: ASCII Command Reference* for details on SEL-400 series commands and *Section 12: Settings* for details on relay settings.

Table 10.9 Troubleshooting Procedures[a] (Sheet 1 of 3)

Symptom/Cause	Diagnosis/Solution
Dark Front Panel	
Power is off.	Verify that substation battery power is operational.
Input power is not present.	Verify that power is present at the rear-panel terminal strip.
Blown power supply fuse.	Replace the fuse (see *Power Supply Fuse Replacement on page 10.32*).
Poor HMI contrast.	Press and hold **ESC** for two seconds. Press **Up Arrow** and **Down Arrow** pushbuttons to adjust contrast.
Status Failure Notice on Front Panel	
Self-test failure.	See *Table 10.10* for guidance on the specific failure type. The OUT108 relay control output b contacts will be closed if you programmed NOT HALARM to OUT108.
Alarm Output Asserts	
Power is off.	Restore power.
Blown power supply fuse.	Replace the fuse (see *Power Supply Fuse Replacement on page 10.32*).
Power supply failure.	LCD displays `STATUS FAILURE` screen. See *Table 10.10*.
Main board or interface board failure.	LCD displays `STATUS FAILURE` screen. See *Table 10.10*.
Other self-test failure.	LCD displays `STATUS FAILURE` screen. See *Table 10.10*.

Table 10.9 Troubleshooting Procedures[a] (Sheet 2 of 3)

Symptom/Cause	Diagnosis/Solution
System Does Not Respond to Commands	
NOTE: If Port setting PROTO := PMU, that serial port will not respond to ASCII commands. Additionally, a PROTO := PMU port will not respond to any messages when Global setting EPMU := N.	
No communication.	Confirm cable connections and types. If correct, type **<Ctrl+X> <Enter>**. This resets the terminal program.
Communications device is not connected to the system.	Connect a communications device.
Incorrect data speed (baud rate) or other communications parameters.	Configure your terminal port parameters to the particular relay port settings. Use the front panel to check port settings (see *Set/Show on page 4.26*).
Incorrect communications cables.	Use SEL communications cables, or cables you build according to SEL specifications (see *Serial Communication on page 15.2*).
Communications cabling error.	Check cable connections.
Handshake line conflict; system is attempting to transmit information, but cannot do so.	Check communications cabling. Use SEL communications cables, or cables you build according to SEL specifications (see *Serial Communication on page 15.2*).
System is in the XOFF state, halting communications.	Type **<Ctrl+Q>** to put the system in the XON state.
Terminal Displays Meaningless Characters	
Data speed (baud rate) is set incorrectly.	Check the terminal parameters configuration (see *Serial Communication on page 15.2*).
Terminal emulation is not optimal.	Try other terminal types, including VT-100 and VT-52 terminal emulations.
System Does Not Respond to Faults	
Relay is set improperly.	Review the relay settings.
Improper test settings.	Restore operating settings.
PT or CT connection wiring error.	Confirm PT and CT wiring.
Input voltages and currents phasing, and rotation errors.	Use relay metering. Use the **TRI** event trigger command and examine the generated event report (see *Examining Metering Quantities on page 3.35*).
The analog input (flat multipin ribbon) cable between the input module board and the main board is loose or defective.	Reseat both ends of the analog input cable, observing proper ESD precautions (see *Installing Optional I/O Interface Boards on page 10.34*).
Check the relay self-test status.	Take preventive action as directed by relay Status Warning and Status Failure information (see *Checking Relay Status on page 3.11*).
Sequence of Events Recorder	
SER DATA LOSS Reported	This is caused by an internal buffer overrun, which can occur if SER points are being triggered faster than they can be processed. It will recover as soon as the SER processing can catch up. SER data loss can also be caused by excessive SER triggering (>6000 points per hour), causing the relay to temporarily suspend storing points. In this case, it will normally recover within an hour, but the SER DATA LOSS END message will not be reported until the first SER point is triggered after the suspension ends.
Tripping Output Relay Remains Closed Following a Fault	
Auxiliary contact control inputs are improperly wired.	Check circuit breaker auxiliary contacts wiring.
Control output relay contacts have burned closed.	Remove relay power. Remove the control output connection. Check continuity—Form A contacts should be open and Form B contacts should be closed. Contact the SEL factory or your Technical Service Center if continuity checks fail.
I/O interface board failure.	LCD displays `STATUS FAILURE` screen. Contact the SEL factory or your Technical Service Center.

Table 10.9 Troubleshooting Procedures[a] (Sheet 3 of 3)

Symptom/Cause	Diagnosis/Solution
Time/Date Errors	
External IRIG time source error.	Check IRIG-B time source or cables. Check **TIME Q** command or `HMI SET/SHOW | Date/Time` screen.
A low-priority time source error.	Check last update source (**TIME Q** command or `HMI SET/SHOW | Date/Time` screen) (see *Table 11.5 on page 11.8*).
Lithium clock battery failure.	Verify that the battery has failed before replacing the battery–it should last for 10 years if the relay is energized (see *Replacing the Lithium Battery on page 10.32*).
TiDL Applications	
Relay will not successfully commission.	Check the configuration of axion CT/PT modules and verify that they match a supported topology (see *Section 2: Installation* in the product-specific instruction manual).
Relay disabled.	Check the CT/PT modules for failure. If a module is identified as failed, replace the CT/PT module and then press the commissioning button on the back of the relay (see *TiDL Commissioning on page 10.3*).
Firmware Upgrade	
Model mismatch.	Firmware file does not match relay model (see *Resolving Model Mismatch on page B.27*).
SELBOOT flash mismatch.	SELBOOT checksum has failed. Try to reload the SELBOOT firmware with the **REC BOOT** command. If reload fails, return to SEL (see *E Upload New SELBOOT Firmware to the Relay on page B.13*)

[a] For SV applications, refer to *Table 14.43*.

Table 10.10 Troubleshooting for Relay Self-Test Warnings and Failures (Sheet 1 of 2)

Diagnostic Message	Diagnosis/Solution
Memory Failures	
RAM Failure[a]	This indicates a failure of a memory device. Contact the SEL factory or your Technical Service Center.
Flash Failure	
Settings Failed	
Default Settings Failure	
Default Cal Settings	This indicates that something has occurred that has caused the relay to lose its calibration. Contact the SEL factory or your Technical Service Center.
Line-Current Differential Warnings	
87L Watchdog Alarm	This alarm indicates that the relay has received more than three unwarranted 87L pickup operations associated with 87L communication channel impairments. This logic asserts Relay Word bit 87ALARM and does not inhibit 87L protection. This alarm can be reset at Access Level 2 by issuing a **COM 87L WD C** command.
87L Watchdog Error 1	This error indicates that the relay has received more than five unwarranted 87L pickup operations associated with 87L communication channel impairments. This logic asserts Relay Word bit 87ERR1 and inhibits 87L protection. This alarm can be reset at Access Level 2 by issuing a **COM 87L WD C** command.
87L Watchdog Error 2	This error indicates that the relay has received more than ten unwarranted 87L pickup operations associated with 87L communications channel impairments and non-channel related issues. This logic asserts Relay Word bit 87ERR2 and inhibits 87L protection. This alarm can be reset at Access Level 2 by issuing a **COM 87L WD C** command. **NOTE:** In firmware R105 and older, this alarm can only be reset at Access Level C.
87L Watchdog Reset	This warning occurs when the **COM 87L WD C** command is issued.

Table 10.10 Troubleshooting for Relay Self-Test Warnings and Failures (Sheet 2 of 2)

Diagnostic Message	Diagnosis/Solution
Hardware Changes	
Card or Board Change	This indicates that the installed hardware does not match the part number. If the hardware was intentionally changed, use the **STA** command from Access Level 2 to accept the new hardware configuration. If the hardware was not changed, make sure all connections are fully seated and then restart the relay. If the error persists, contact the SEL factory or your Technical Service Center.
Power Supply Voltage Status Warning	
Power supply voltage(s) are out-of-tolerance.	Log the Status Warning. If repeated warnings occur, take preventive action.
A/D converter failure.	LCD displays `STATUS FAILURE` screen. Contact the SEL factory or your Technical Service Center.
Power Supply Voltage Status Failure	
Power supply voltage(s) are out-of-tolerance.	LCD displays `STATUS FAILURE` screen. Contact the SEL factory or your Technical Service Center.
A/D OFFSET WARN Status Warning	
Loose ribbon cable between the input module board and the main board.	Reseat both ends of the analog input cable.
A/D converter drift.	Log the Status Warning. If repeated warnings occur, contact the SEL factory or your Technical Service Center.
Master offset drift.	LCD displays `STATUS FAILURE` screen. Contact the SEL factory or your Technical Service Center.
FPGA Failure	
FPGA diagnostics failed during either power up or run time.[a]	In this rare event, the relay will automatically restart to clear the error and resume protection. If the failure occurs three times in seven days, the LCD displays the FPGA FAIL screen and the relay safely disables. Contact the SEL factory or your Technical Service Center. **NOTE:** In older firmware versions, the relay did not automatically restart. Contact the SEL factory or your Technical Service Center.
Serial Port Power Overload	
+5V EIA-232 Overload	The relay rear serial ports are capable of providing +5 V power to an external transceiver, but have a limited power output. This warning indicates that the power limit has been exceeded and the current has been limited. Check what is connected to the serial ports to ensure that there is no unintentional load on the +5 V outputs.
All Other Warnings and Failures	
	Contact the SEL factory or your Technical Service Center.

[a] The relay will automatically restart for some of these failures. Contact the factory if the failure reoccurs.

Maintenance

Instructions for Cleaning

Use care when cleaning the relay. Use a mild soap or detergent solution and a damp cloth to clean the chassis. Do not use abrasive materials, polishing compounds, or harsh chemical solvents (such as xylene or acetone) on any surface.

Replacing the Lithium Battery

You can replace the lithium battery in the relay. Perform the following steps to replace the lithium battery.

⚠CAUTION
There is danger of explosion if the battery is incorrectly replaced. Replace only with Rayovac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mistreated. Do not recharge, disassemble, heat above 100°C or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

Step 1. Remove the relay from service.
  a. Follow your company standard procedure for removing a relay from service.
  b. Disconnect power from the relay.
  c. Remove the relay from the rack or panel.
  d. Retain the **GND** connection, if possible, and ground the equipment to an ESD mat.

Step 2. Remove the front panel from the relay.

Step 3. Disconnect the front-panel cable from the front panel.

Step 4. Disconnect the power cable, interface board cable(s), and input board analog cable from the main board.

Step 5. Pull out the drawout tray containing the main board. In some SEL-400 series relays, the main board is not in a drawout tray. In these cases, you will need to remove the top cover to access the battery.

Step 6. Locate the lithium battery.

The lithium battery is at the front of the main board.

Step 7. Remove the spent battery from beneath the clip of the battery holder.

Step 8. Replace the battery with an exact replacement.

Use a 3 V lithium coin cell, Rayovac No. BR2335 or equivalent. The positive side (+) of the battery faces up.

Step 9. Reinstall the relay main board drawout tray.

Step 10. Reattach the power cable, interface board cable(s), and input board analog cable.

Step 11. Reconnect the front-panel cable to the front panel.

Step 12. Reattach the front panel.

Step 13. Set the relay date and time via the communications ports or front panel (see *Making Simple Settings Changes on page 3.15*).

Step 14. Follow your company's standard procedure to return the relay to service.

Power Supply Fuse Replacement

You can replace a bad fuse in a relay power supply, or you can return the relay to SEL for fuse replacement. If you decide to replace the fuse, perform the following steps:

⚠DANGER
Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.

⚠WARNING
Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.

Step 1. Follow your company standard to remove the relay from service.

Step 2. Disconnect power from the relay.

Step 3. Remove the relay from the rack or panel.

Step 4. Retain the **GND** connection, if possible, and ground the equipment to an ESD mat.

Step 5. Remove the communications cable connected to the front-panel serial port, if applicable.

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

Step 6. Remove the rear-panel **EIA-232 PORT** mating connectors.

Unscrew the keeper screws and disconnect any serial cables connected to the **PORT 1**, **PORT 2**, and **PORT 3** rear-panel receptacles.

Step 7. Loosen the four front-panel screws (they remain attached to the front panel), and remove the relay front panel.

Step 8. Remove the 34-pin ribbon cable from the front panel by pushing the extraction ears away from the connector.

Step 9. Disconnect the power, the interface board, and the analog input board cables from the main board.

Step 10. Remove the screw-terminal connectors.

a. Loosen the attachment screws at each end of the 100-addresses, 200-addresses, and 300-addresses screw-terminal connectors.

b. Pull straight back to remove.

Step 11. Remove the top chassis plate by unscrewing seven screws from the chassis.

Step 12. Pull out the drawout tray containing the main board.

Step 13. Pull out the drawout tray containing the I/O interface board(s).

Step 14. Locate the power supply. Fuse F1 is at the rear of the power supply circuit board (see *Figure 10.19*).

Step 15. Examine the power supply for blackened parts or other damage. If you can see obvious damage, reinstall all boards and contact SEL to arrange return of the relay for repair.

Step 16. Remove the spent fuse from the fuse clips.

Step 17. Replace the fuse with an exact replacement (see *Section 2: Installation* in the product-specific instruction manual for the proper fuse for your power supply).

Step 18. Reinstall the interface board.

Step 19. Reinstall the main board, and reconnect the power, the interface board, and the analog input board cables.

Step 20. Replace the chassis top on the relay and secure it with seven screws.

Step 21. Reconnect the cable removed in *Step 8* and reinstall the relay front-panel cover.

Step 22. Reattach the rear-panel connections.

Affix the screw-terminal connectors to the appropriate 100-addresses, 200-addresses, and 300-addresses locations on the rear panel.

Step 23. Reconnect any serial cables that you removed from the **EIA-232 PORTS** in the disassembly process.

Step 24. Follow your company standard procedure to return the relay to service.

NOTE: Some versions of this relay will have the PS50 power supply. The fuse is located in the same location as the PS30, but it is rotated 90 degrees.




Figure 10.19 PS30 Power Supply Fuse Location

Installing Optional I/O Interface Boards

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

Perform the following steps to install SEL-400 series relay I/O interface boards.

Step 1. Follow your company standard to remove the relay from service. It will be necessary to remove power from the relay as part of this process.

Step 2. Disconnect power from the relay. Isolate any contact inputs or outputs that will be affected by the installation of the I/O interface board.

Step 3. Retain the **GND** connection, located to the right of the power supply terminals to the relay, and ground the equipment to an ESD mat, or other grounding point.

Step 4. Remove the communications cable connected to the front-panel serial port, if applicable.

Step 5. Remove the rear-terminal block connectors for the I/O board that is being installed. Two screws are used to retain each connector. Once these screws are loosened, pull the connector firmly to remove it from the rear of the relay. Note that these connectors are keyed to their mating connectors in the relay.



Figure 10.20 SEL-400 Series Relay Rear Panel

Step 6. Remove the front panel.

a. Unscrew the front cover of the relay.

b. Slowly pull the front cover off of the relay.

There will be a short ribbon cable between the front panel of the relay and the main board of the relay that will prevent the relay front panel from being pulled more than five inches from the relay. Do not let the relay front panel hang from this ribbon cable.

c. Remove the ribbon cable at the front panel by pushing the cable retention levers toward the back of the front panel, as shown in *Figure 10.21*.

If your front panel is equipped with auxiliary trip and close pushbuttons, remove the connectors to the pushbuttons connected at the front panel and the expansion I/O board.




Figure 10.21 Front-Panel Ribbon Cable Connector With Clasps Open

Step 7. Remove the power supply, expansion I/O and calibration board ribbon cables from their connectors on the main board (see *Figure 10.22*).




Figure 10.22 Main Board Cable Connections

Step 8. Remove the main board power cable (white connector) from the main board by lifting up the retaining tabs on top of the header and sliding the connector out.

Do not bend the retaining tabs any higher than is necessary to remove the connector as this could damage the tabs.

Step 9. Use the Jumper Configuration table shown in *Figure 10.23* to confirm that the jumper arrangement on the I/O board matches the correct jumper configuration for the interface board being installed. For example, the jumper configuration in *Figure 10.23 (a)* is for an interface board being installed at the 300 level (i.e., the jumpers are set to ON, OFF, ON, OFF).




Figure 10.23 I/O Board Jumper Configuration

Step 10. Install the drawout tray with the I/O interface board.

a. Position the drawout tray edges into the left-side and right-side internally mounted slots.

b. Slide the I/O interface board into the relay by pushing the front edge of the board drawout tray.

c. Apply firm pressure to fully seat the I/O interface board.

If you encounter resistance, STOP and withdraw the board.

Inspect the drawout tray edge guide slots for damage.

If you see no damage, take all of the precautions outlined above and try again to insert the board.

Step 11. Confirm screw-terminal connector keying.

a. Inspect the screw-terminal connector receptacles on the rear of the I/O interface board.

Figure 10.24 shows the I/O board section without terminal blocks. The yellow dividers are the connector keying for each terminal block.

b. Refer to *Figure 10.25* for the corresponding key positions inside the receptacle.




Figure 10.24 Screw-Terminal Connector Receptacles




Figure 10.25 Screw-Terminal Connector Keying

c. If the keys inside the I/O interface board receptacles are not in the positions indicated in *Figure 10.25*, grasp the key edge with long-nosed pliers to remove the key and reinsert the key in the correct position.

d. Break the webs of the screw-terminal connectors in the position that matches the receptacle key, as shown in *Figure 10.26*.




Figure 10.26 Screw-Terminal Connector With Webs

Step 12. Attach the screw-terminal connector.

a. Mount the screw-terminal connectors to the rear panel of the relay.

b. Tighten the screw-terminal connector mounting screws to between 7 in-lb and 12 in-lb (0.8 Nm to 1.4 Nm).

Step 13. Reconnect the power, the interface board, and the analog input board cables to the relay main board.

Step 14. Reconnect the cables removed in *Step 6*–*Step 8* and reinstall the relay front-panel cover.

Step 15. Apply power.

Step 16. Reconnect any serial cables that you removed from the communications ports in the disassembly process.

Step 17. Establish a terminal emulation session with the relay by using QuickSet or another terminal emulation program.

Step 18. Using the terminal emulation program, enter Access Level 2.

Step 19. From Access Level 2, issue the **STA** command, and answer **Y <Enter>** if prompted to accept the new hardware configuration. (Note: If the I/O board was replaced with exactly the same board, you will not be prompted to accept new hardware.)

Step 20. Inspect the relay targets to confirm that the relay reads the I/O interface board(s).

a. Verify the I/O interface board control inputs and outputs in the target listings by using a terminal or the QuickSet software.

b. Use a communications terminal to issue the following commands.

TAR IN*n*01 <Enter>

TAR OUT*n*01 <Enter>

n = 1–5 for boards in the 100–500 address slots

Step 21. Follow your company's standard procedure to return the relay to service.

Troubleshooting

Step 1. If the I/O board jumpers were not correctly configured in *Step 9* and *Step 10*, the front panel will display the error `RELAY DISABLED SETTINGS FAILED`. You will also receive a `SETTINGS FAILED` failure in the terminal emulation window following an **STA** command, as shown in *Figure 10.27*.

```
Level 2
=>>STA

Relay 1                                 Date: 01/10/2000   Time: 18:13:10.769
Station A                               Serial Number: 1130320464

FID=SEL-487B-1-R305-V0-Z007005-D20121221    CID=0XF3A0

Failures
  SETTINGS FAILED


Warnings
  No Warnings

SELogic Relay Programming Environment Errors
  No Errors

Relay Disabled
```

Figure 10.27 I/O Board Installation Error Message in the Terminal Window

Step 2. Disconnect power to the relay and return to *Step 8* to verify you have correctly configured the jumpers (*Step 9*). If the jumpers are not correct, repeat the I/O board installation instructions, beginning with *Step 9*.

Step 3. If the jumpers are correct, enter Access Level C (CAL).

a. Enter the **VEC D** command.

b. If you see the error `SETTINGS FAILURE in C n`

(*n* = 1–4), enter the **SET C *n*** command.

c. When prompted to do so, save the settings.

d. Return to Access Level 2, and enter the **STA** command to verify that the status is free of warnings.

If the problem persists, please contact your SEL representative.

TiDL Module Replacement

To replace a module in the SEL-2240 Axion, perform the following steps:

Step 1. De-energize any power source connected to the power coupler(s) in the Axion node.

NOTE: The modules are hot pluggable; however, if a module is removed, the TiDL system will be disabled, the same as powering off the unit.

Step 2. Loosen the chassis retaining screw at the top of the module.

Step 3. Tip the top of the module away from the chassis and lift it from the bottom lip.

Step 4. Install the new module, inserting the bottom lip first by using the notch on the module to help with alignment (see *Figure 10.28*). Then push in the top of the module to align with the chassis slot and tighten the retaining screw (see *Figure 10.29*).



Figure 10.28 Axion Notch Alignment



Figure 10.29 Axion Retaining Screw

Step 5. Make all necessary connections to the module.

Step 6. If in *Step 1* you chose to disconnect power, apply power to the Axion module and then skip to *Step 8*. Otherwise, proceed to *Step 7*.

Step 7. Cycle power to the SEL relay.

Step 8. When startup is complete, press and hold the **COMMISSION** button on the back of the relay for two seconds for the relay to verify the connected topology.

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

This page intentionally left blank

SECTION 11

Time and Date Management

SEL-400 series relays can determine the time from a variety of sources, including IRIG-B, Precision Time Protocol (PTP) (IEEE 1588), SNTP, DNP3, MIRRORED BITS, terminal **TIME** and **DATE** commands, and HMI settings. (Refer to the appropriate sections in the product-specific instruction manual to learn about using these various time sources.) Most of these sources provide only an approximate measure of time. For high-accuracy time synchronization, which is needed to support synchrophasors and to ease comparison of system-wide events, a high-accuracy time source must be provided, such as IRIG-B with C37.118 extensions or PTP with power system profile. This section focuses on issues related to high-accuracy timekeeping. The relay records power system events with very high accuracy when you provide high-accuracy clock input signals. Relays placed at key substations can give you information on power system operating conditions in real time.

NOTE: Not all SEL-400 series relays support synchrophasors.

Based on the high-accuracy time input, the relay calculates synchrophasors for currents and line voltages (for each phase and for positive-sequence), as specified in IEEE C37.118, Standard for Synchrophasor Measurements for Power Systems. You can then perform detailed analysis and calculate load flow from the synchrophasors. See *Section 18: Synchrophasors* for more information about phasor measurement functions in the relay.

This section presents details on these measurements as well as suggestions for further application areas. The topics of this section are the following:

- *IRIG-B Timekeeping on page 11.1*
- *PTP Timekeeping on page 11.2*
- *Time Source Selection on page 11.4*
- *Time Quality Indications on page 11.5*
- *Time-Synchronized Events on page 11.9*

IRIG-B Timekeeping

The relay is capable of high-accuracy timekeeping when supplied with an IRIG-B signal. When the supplied clock signal is sufficiently accurate, the relay can act as a phasor measurement unit (PMU) and transmit synchrophasor data representative of the power system at fixed time periods to an external data processor. The relay can also record COMTRADE event report data by using the high-accuracy time stamp.

The relay has two input connectors that accept IRIG-B demodulated time-code format: the IRIG-B pins of Serial Port 1, and the IRIG-B BNC connector. See *Section 2: Installation* in the product-specific instruction manual for more information on connecting these inputs.

NOTE: The SEL-2407 Satellite-Synchronized Clock meets both the relay accuracy and IEEE C37.118 requirements for a high-accuracy time source.

The IRIG-B inputs can be used for high-accuracy timekeeping purposes with as high as 1 ms accuracy with an appropriate time source. See *Table 11.1* for relay timekeeping mode details.

Table 11.1 Relay Timekeeping Modes

Item	Internal Clock	IRIG	HIRIG (or High-Accuracy IRIG)	PTP	HPTP
Best accuracy (condition)	Depends on last method of setting, or synchronization[a]	500 µs (when time-source jitter is less than 3 ms)	1 µs (when time-source jitter is less than 500 ns, and time-error is less than 1 µs)[b]	Determined by PTP master (Master clock sync and announce interval <= 4 s, and TQUAL <1 µs)	1 µs (Master clock sync and announce interval <= 4 s, and TQUAL <1 µs)
IRIG-B connection required	None	BNC connector (preferred), or Serial Port 1	BNC connector (preferred), or Serial Port 1	PTP time source connected	PTP time source connected
Relay Word bits	TIRIG = 0 TSOK = 0 BNC_TIM = 0 SER _TIM = 0 BNC_OK = 0 SER_OK = 0	TIRIG = 1 TSOK = 0 BNC_TIM = 1 or SER_TIM = 1 BNC_OK = 0 SER_OK = 0	TIRIG = 1 TSOK = 1 BNC_TIM = 1 or SER_TIM = 1 BNC_OK = 1 or SER_OK = 1	TPTP = 1 TSOK = 0	TPTP = 1 TSOK = 1

[a] The internal clock in the relay can be synchronized via SNTP, DNP3, SEL-2030 Communications Processor, or MIRRORED BITS communications.

[b] The time source must include the IEEE C37.118 IRIG-B control bit assignments and the Global setting IRIGC must be set to C37.118 to provide the time-error estimate for the clock. In products that support line-current differential protection, the jitter requirement for HIRIG is 50 ns.

NOTE: If the time-code signal connected to the BNC connector degrades in quality, the relay will not switchover to the IRIG-B pins of Serial Port 1. The relay will only switch to Serial Port 1 if the signal on the BNC connector completely fails or the accuracy is better on Serial Port 1 than on the BNC input (e.g., the cable is unplugged).

Only one IRIG-B time source can be used by the relay, and the signal connected to the IRIG-B BNC connector takes priority over the Serial Port 1 IRIG-B pins. If a signal is detected on the IRIG-B BNC input, the IRIG-B pins of Serial Port 1 will be ignored, unless the Serial Port 1 IRIG-B has better quality than the BNC input.

The relay determines the suitability of the IRIG-B signal connected to the BNC connector for high-accuracy timekeeping by applying two tests:

- Measuring whether the jitter between positive-transitions (rising edges) of the clock signal is less than 500 ns.
- Decoding the time-error information contained in the IR IG-B control field and determining that analog quantity TQUAL is less than 10^{-6} seconds (1 µs).

If a valid source is detected on the BNC or serial port IRIG inputs, then BNC_TIM or SER_TIM will be set, respectively. Similarly, if a high-quality source is detected on the BNC or serial port IRIG inputs, then BNC_OK or SER_OK will be set, respectively.

PTP Timekeeping

In addition to IRIG-B, Precision Time Protocol (PTP), as specified in IEEE 1588-2008, can be used for high-accuracy timekeeping. The relay can only be synchronized by a grandmaster on the PTP timescale, not an arbitrary (ARB) timescale. With the ARB timescale, the epoch is set by an administrative procedure and can change at any time during normal operation. The PTP timescale uses the PTP epoch of January 1 1970 00:00:00 TAI (International Atomic Time), which corresponds to December 31 1969 23:59:51.999918 UTC (Coordinated Universal Time). Its unit of time is the SI second and accounts for leap seconds. As of June 2016, TAI is 36 seconds ahead of UTC.

The offset between TAI and UTC time is included in the PTP announce message, along with a flag that indicates whether or not the offset is valid. The relay will use the offset sent by the Grand Master (GM) clock to determine UTC time

regardless of validity. Because of this, all SEL devices (and other slave devices that share this behavior) synchronized with the GM will retain relational accuracy with each other even if, in certain cases, the GM may be incorrect in relation to UTC.

The announce message may also include the current TAI to Local offset value (required in the C37.238 profile). In accordance with IEEE 1588-2008 16.3.3.4, this value must include the TAI to UTC offset to reflect local time at the node, or slave device. If the relay receives a TAI to Local offset value that does not include the TAI to UTC offset, it may incorrectly calculate UTC and Local time. Also, if the announce message does not include the TAI to Local offset value, the relay will use its configured Time and Date settings (UTCOFF, BEG_DST, and END_DST) to calculate local time. This is one reason that the relay Time and Date settings must match the settings in the GM clock, or devices that are synchronized may have issues with time-alignment.

To use PTP, the relay part number must include the Ethernet card option that supports PTP and PTP must be enabled in Port 5 settings (EPTP = Y) and properly configured. The relay must be connected to a network containing an appropriate PTP master, and all intervening switches must be IEEE 1588 aware. For all SEL-400 series relays, PTP is only available on Ethernet Ports 5A and 5B. PTPPORT is an analog quantity that can be used to identify the active port. PTPPORT = 1 if Port A is the active port, PTPPORT = 2 if Port B is the active port, and PTPPORT = 0 if PTP is not synchronized. See *Precision Time Protocol (PTP) on page 15.16* for more information on configuring the relay and the Ethernet network for PTP.

To achieve basic synchronization to PTP, the master clock sync and announce interval must not exceed four seconds. The Relay Word bit PTP_TIM indicates that this basic level of synchronization has been achieved. If the master clock reports an accuracy of 1 μs or better and the network is not introducing excessive jitter in the time-synchronized messages, PTP_OK will be set indicating the presence of high-accuracy time synchronization. The analog quantity PTPSTEN can be used to indicate the state of the PTP Port as follows: 1 = Initializing, 2 = Faulty, 3 = Disabled, 4 = Listening, 8 = Uncalibrated, 9 = Slave.

PTP Over PRP Networks

SEL-400 series relays support PTP time synchronization over a PRP network. When the relay operates in this network mode, both the default and C37.238 PTP profiles are available.

The SEL-400 series relays support PTP time synchronization over Parallel Redundancy Protocol (PRP) networks. In a PRP network, a dual attached node (DAN) receives a pair of duplicated packets. It processes the first frame and discards the duplicated frame based on the information in the redundancy controller trailer (RCT).

This method of using RCTs to distinguish packets does not apply to PTP messages. PTP messages that transverse through two distinct networks suffer a different amount of delays. *Figure 11.1* shows that path delays via LAN A and LAN B are different. These delays include link delays and residence time. PTP-capable Ethernet switches in these LANs should update PTP messages with the actual residence time and request/reply to path delay messages. It should not alter PTP messages by appending RCTs. The dual attached slave clock receives two different sets of PTP messages, as shown in *Figure 11.1*. The two ports independently determine its port state.




Figure 11.1 PTP Time Synchronization Over a PRP Network

The relay can only synchronize to a PTP clock. If two PTP masters are available. SEL-400 series relays first use the Best Master Clock Algorithm (BMCA) to select the best master. If the locally derived offsets between the relay and the BMCA- selected master is less or equal to 1 µs, the relay synchronizes itself with the BMCA-selected master time information. Otherwise, the relay uses the time information from the other master if this master has locally derived offsets less than or equal to 1 µs. If not, the relay continues using the BMCA-selected master. SEL-400 series relays use the analog quantity PTPPORT to indicate the port to which the relay is synchronized. If PTPPORT = 1, the relay is synchronized via Ethernet Port 5A. If PTPPORT = 2, the relay is synchronized via Ethernet Port 5B. The ASCII command **COM PTP** also displays the port status in *COM PTP on page 14.14*. If a port is selected to synchronize the relay, the port status is ACTIVE; otherwise, it is PASSIVE.

Time Source Selection

IRIG-B via BNC connection, IRIG-B via Serial Port 1, and PTP can all be connected to the relay. Each of these can provide a high-quality time value. The relay selects between these sources by using the following priority scheme:

1. IRIG-B BNC high quality (BNC_OK = 1)
2. IRIG-B serial port high quality (SER_OK = 1)

3. PTP high quality (PTP_OK = 1)
4. PTP nominal quality (PTP_TIM = 1)
5. IRIG-B BNC nominal quality (BNC_TIM = 1)
6. IRIG-B serial port nominal quality (SER_TIM = 1)

The **TIME** command indicates what source is being used. This is also available in the analog quantity CUR_SRC as shown in *Table 11.2*.

Table 11.2 CUR_SRC Encoding

Source	CUR_SRC value
BNC IRIG-B	1
Serial Port IRIG-B	2
PTP	4
None of the above	8

If IRIG-B and PTP are not available, then the time can be set via any low-priority time source: SNTP, DNP3, **TIME** and **DATE** commands, front-panel set date/time, and extended MIRRORED BITS.

Time Quality Indications

Analog Quantities and Relay Word Bits

You can check the status of timekeeping by checking the relevant analog quantities or Relay Word bits. Once a time source is connected, wait at least 20 seconds to allow for a solid synchronization to take place.

If you are using a time source that provides time-quality information (IRIG-B with C37.118 or PTP), then the presently reported time quality is available via the TQUAL analog quantity and the TQUAL1, TQUAL2, TQUAL4, and TQUAL8 Relay Word bits. *Table 11.3* and *Table 11.4* show how these are encoded for IRIG and the two supported PTP Profiles.

Table 11.3 Time Quality Encoding (PTP Default Profile or IRIG)

PTP v2 Default Profile Or IRIG (PTPPRO = Default)					
Master Clock Accuracy (ns)	TQUAL8	TQUAL4	TQUAL2	TQUAL1	TQUAL (seconds)
Clock failure, time not reliable	1	1	1	1	1038
10 seconds	1	0	1	1	10
1 second	1	0	1	0	1
100 milliseconds	1	0	0	1	0.1
10 milliseconds	1	0	0	0	0.01
1 millisecond	0	1	1	1	0.001
100 microseconds	0	1	1	0	0.0001
10 microseconds	0	1	0	1	0.00001
1 microsecond	0	1	0	0	0.000001
100 nanoseconds	0	0	1	1	0.0000001
10 nanoseconds[a]	0	0	1	0	0.00000001
1 nanosecond[a]	0	0	0	1	0.000000001

[a] This does not apply to PTP default Profile.

Table 11.4 Time Quality Encoding (PTP Power Profile)

PTP v2 Power Profile (PTPPRO = C37.238)					
Time_inaccuracy = Grandmaster timeinaccuracy + Network timeinaccuracy (ns)	TQUAL8	TQUAL4	TQUAL2	TQUAL1	TQUAL (seconds)
Grandmaster timeinaccuracy = 4294967295 or Network timeinaccuracy = 4294967295	1	1	1	1	Grandmaster timeinaccuracy + Network timeinaccuracy
1,000,000,000 ≤ time_inaccuracy < 10,000,000,000	1	0	1	1	
100,000,000 ≤ time_inaccuracy < 1,000,000,000	1	0	1	0	
10,000,000 ≤ time_inaccuracy < 100,000,000	1	0	0	1	
1,000,000 ≤ time_inaccuracy < 10,000,000	1	0	0	0	
100,000 ≤ time_inaccuracy < 1,000,000	0	1	1	1	
10,000 ≤ time_inaccuracy < 100,000	0	1	1	0	
1,000 ≤ time_inaccuracy < 10,000	0	1	0	1	
100 ≤ time_inaccuracy < 1,000	0	1	0	0	
10 ≤ time_inaccuracy < 100	0	0	1	1	
1 ≤ time_inaccuracy < 10	0	0	1	0	
time_inaccuracy = 0	0	0	0	0	

PTP supports both a default profile and the C37.238 power profile and is set by the PORT 5 setting PTPPRO. PTP reports the time quality through TQUAL1, TQUAL2, TQUAL4, and TQUAL8 Relay Word bits, which are the same bits used if IRIG-B is the time source. If PTPPRO = DEFAULT, the time quality is reported based only on the accuracy of the master clock. If PTPPRO = C37.238, the time quality is reported based on the accuracy of the master clock (Grandmaster timeinaccuracy) plus the inaccuracy of the network (Network timeinaccuracy). For this profile, if either Grandmaster timeinaccuracy or Network timeinaccuracy is the maximum value, the relay will set all TQUAL bits to 1.

NOTE: If the Global setting IRIGC is changed from NONE to C37.118, the relay asserts TGLOBAL before completely assessing the time-synchronization state. The assessment completes and TGLOBAL has the correct value approximately 5 seconds after you make such a settings change.

If the relay is synchronized to an IRIG-B or PTP time source, the TSYNC bit will be set. If the quality of this synchronization is 1 µs or better, then TSOK is set, indicating this bit has sufficient accuracy for synchrophasors. TGLOBAL will assert if a high-accuracy source is being used and the source indicates it is providing 1 µs or better accuracy, and the Global setting IRIGC = C37.118 for BNC IRIG. If the relay is synchronized to IRIG-B without the quality extensions indicated by the Global setting IRIGC, or PTP without the grandmaster clock sending announce and synchronization messages at least every four seconds, TLOCAL bit will be asserted.

As an example of checking IRIG status, use the command **TAR TIRIG** to view the relevant Relay Word bits, as shown in *Figure 11.2*. Only the state of the TIRIG and TSOK Relay Word bits are discussed in the troubleshooting steps below. The other Relay Word bits of interest to this discussion are TUPDH, which indicates that the relay internal clock is presently being updated by the HIRIG source, TSYNCA, which acts as an alarm bit that asserts when the relay is not synchronized to either an internal or an external source. TSYNCA will only assert briefly when the HIRIG time source is connected or disconnected.

```
=>TAR TIRIG <Enter>

*       *       TIRIG   TUPDH   TSYNCA  TSOK    PMDOK   FREQOK
0       0       1       1       0       1       1       0
=>
```

Figure 11.2 Confirming the High-Accuracy Timekeeping Relay Word Bits

The TIRIG and TSOK Relay Word bits should be asserted (logical 1), indicating that the relay is in the high-accuracy IRIG timekeeping mode (HIRIG).

If TSOK is not asserted, but TIRIG is asserted, the relay is in regular IRIG time-keeping mode. Following is a list of possible reasons for not entering HIRIG mode:

- The IRIG-B clock does not use the IEEE C37.118 control bit assignments, or the IRIG-B signal is not of sufficient accuracy.
- The termination resistor, required by some IRIG clocks, is not installed.
- The time-source clock is reporting that its time error is greater than 1 μs.

If neither TSOK nor TIRIG is asserted, the relay is not in an IRIG time-source mode. Following is a list of possible reasons for not entering IRIG mode:

- The IRIG-B clock signal is not of sufficient accuracy or is improperly configured.
- The termination resistor, required by some IRIG clocks, is not installed.

NOTE: At startup, TPTP can assert as fast as 1.5 seconds after PTP_TIM asserts.

TBNC asserts when BNC IRIG is used to update the relay master time. Likewise, TSER asserts when serial IRIG is selected and TPTP asserts when PTP is the active source updating the relay master time. At any given time, only one of these three bits can equal logical 1.

Global Time Source vs Local Time Source

An SEL-400 series relay indicates that it is synchronized with either a Global or local time source according to the logic as shown in *Figure 11.3*. When CUR_SRC is IRIG or PTP and TSOK is asserted, the relay determines the status of TGLOBAL or TLOCAL following the logic diagram in *Figure 11.3*. TGLOBAL asserts when the relay is synchronized to high-accuracy IRIG-B (accuracy ≤ 1 us and IRIGC = C37.118) or PTP (accuracy ≤ 1 us, master_clock_class = 6). A holdover timer keeps TGLOBAL asserted for five seconds if the relay loses its global time source after being synchronized. TLOCAL asserts when the relay is synchronized to high-accuracy IRIG-B (accuracy ≤ 1 us and IRIGC = None) or PTP (accuracy ≤ 1 us) and TGLOBAL is not asserted.




Figure 11.3 TLOCAL and TGLOBAL Logic

TIME Q Command

The **TIM Q** command provides details about relay timekeeping (see *Table 11.3* and *Table 11.4*). The internal clock of the relay is initially calibrated at the SEL factory. An external IRIG or PTP source is required to eliminate clock drift. The `Time Source` field provides the present high-accuracy timing input source; entries for this line are HIRIG, HPTP, or OTHER. The `Last Update Source` reports the source from which the relay referenced the last time value measurement. Entries for this line can be high-priority or low-priority sources. *Table 11.5* lists the possible `Last Update Source` values for the relay.

```
=>>TIM Q <Enter>

Relay 1                                    Date: 02/24/2016  Time: 15:08:41.468
Station A                                  Serial Number: 0000000000

Time Source: HPTP
Last Update Source: HPTP
Grandmaster Clock Quality
    Clock Class : Synchronized with PTP timescale (6)
    Time Traceable : TRUE
    Clock Accuracy : Within 25 ns
    Offset Log Variance : 0

Time Mark Period:  1000.000061 ms

Internal Clock Period:  19.999935 ns

=>>
```

Figure 11.4 Sample TIM Q Command Response

Table 11.5 Date/Time Last Update Sources

Time Input Source Mode	Priority	Time Source
HIRIG	High	Time/date from the high-accuracy IRIG-B input
SNTP	Low	Simple Network Time Protocol
IRIG	High	Time/date from the IRIG-B format time base signal
HPTP	High	Time/date from a high-accuracy PTP source
PTP	High	Time/date from a PTP source
DNP	Low	Time/date from the DNP3 communications port
MIRRORED BITS	Low	Time/date from the Mirrored Bit port
SNTP	Low	Time/date from SNTP server
ASCII TIME	Low	Time from the relay serial ports
ASCII DATE	Low	Date from the relay serial ports
NONV CLK	Low	Time/date from the nonvolatile memory clock
FRONT PANEL TIME	Low	Time from the front-panel TIME entry screen
FRONT PANEL DATE	Low	Time from the front-panel DATE entry screen

The `Time Mark Period` value indicates the instantaneous period in which the relay measures the time-source inputs. The relay displays the time mark periods showing the present time precision derived from the applied time-source signals.

The **TIME Q** command is also helpful for troubleshooting IRIG and PTP problems. If the `Time Mark Period` value changes significantly between successive **TIME Q** commands, there may be too much noise in the time signal for the relay timekeeping function.

Adaptive Internal Clock Period Adjustment

The Internal Clock Period, as shown in the **TIME Q** command response in *Figure 11.4*, is the internal relay timekeeping period. The relay adjusts this master internal clock when you apply HIRIG or HPTP mode timekeeping, adapting the internal relay clock for your installation temperature conditions. If you lose the timing lock, the relay internal clock operates at this precisely adapted clock period until HIRIG or HPTP mode is restored. Time tags for event reports during a loss of high-accuracy timekeeping remain very accurate. Lower-accuracy time sources do not adaptively adjust the internal relay clock period.

COM PTP Command

The **COM PTP** command provides a report of the PTP data sets maintained by the device as well as statistics for the measured time offsets with the parent (master) clock. The PTP data sets contain information about the state, identity, and configuration of the local, parent, and grandmaster clocks in addition to properties of the time being distributed by the grandmaster clock. See *COM PTP on page 14.14* for more information on this command.

Daylight-Saving Time (DST)

The status of DST time can be determined by one of three possible high-priority sources (BNC, SER, or PTP). The daylight-saving time pending Relay Word bit (DSTP) is valid only when IRIG is the active source. When PTP is selected, it sets the DSTP bit to zero at all times. If no high-priority source with daylight-saving time information is available, the DST bit is determined based on the BEG_DST and END_DST Global settings.

When using PTP as the Time Synchronization source, the PTP master may not provide valid DST information as the relay powers up. To ensure the relay powers up with the correct time when synced to a PTP source, you must ensure that the relay Time and Date Management settings and the PTP master configuration are in agreement.

Time-Synchronized Events

Time-Synchronized Triggers

You can program the relay to perform data captures at *specific* times. Relays that are time-locked by using HIRIG mode provide high-accuracy time-synchronized data captures. When you use this method on multiple relays, the actual trigger times can differ by as much as 5 ms, but the information in the binary COMTRADE file outputs from each relay is time-stamped at very high accuracy. Do not assume that the relay triggers are locked with high accuracy; rather, compare corresponding time-stamped data points from each COMTRADE file.

Time Triggering the Relay

NOTE: The **MET PM** ***time*** command can be used to capture synchrophasor data at a specific time if synchrophasors are enabled with Global setting EPMU := Y.

Perform the following steps to trigger an event data capture in the relay at a specific time. These settings cause the relay to initiate a data capture at 12:00:30 p.m. Use other SELOGIC control equations in a similar manner to trigger relay event recordings.

Step 1. Start ACSELERATOR QuickSet SEL-5030 Software and establish communications with the relay.

Step 2. Click **Settings > Read** to read the present configuration in the relay.

The relay sends all configuration and settings data to QuickSet.

Step 3. Click the **+** mark next to the **Group** you want to program on the Settings tree view.

This example uses **Group 1**.

You will see the **Protection Free-Form Logic Settings** dialog box.

Step 4. Enter time trigger settings:

a. Click the ... button beside the first unused Protection SELOGIC control equation row entry field to start the **Expression Builder**.

b. On the left side of the SELOGIC control equation, select **Math Variables** and double-click **PMV64**.

c. On the right side of the equation, select **Analog Quantities > Time and Date Management**.

d. Double-click **THR** (Time in Hours).

e. Use the **#** character to add a comment to the line.

f. When finished, click **Accept**.




Figure 11.5 Setting PMV64 With the Expression Builder Dialog Box

Step 5. In a similar manner, build a freeform SELOGIC control equation program in **Protection Logic** that causes protection freeform SELOGIC control equation variable PSV02 to assert to logical 1 at 12:00:30.005 p.m. Use the following expressions:

PMV64 := THR # Clock hours

PMV63 := TMIN # Clock minutes

PMV62 := TSEC # Clock seconds

PSV02 := (PMV64=12) AND (PMV63=00) AND (PMV62=30) # Set PSV02 at 12:00:30

NOTE: In this example, the event report trigger will occur between 12:30:00.002 and 12:30:00.005 because of the method of relay protection logic processing.

Step 6. Select settings.

a. Click the **+** mark next to **Relay Configuration**.

b. Click the **Trip Logic** and **ER Trigger** branch.

You will see the **Trip Logic** and **ER Trigger Settings** dialog box.

Step 7. Click in the **ER Event Report Trigger Equation** (SELOGIC) text box and add **OR R_TRIG PSV02** to the end of elements already in this SELOGIC control equation.

Step 8. Click **File > Save** to save the new settings in QuickSet.

NOTE: You should be careful to remove this event report trigger once you have completed your testing. Otherwise, the relay will continue to trigger new events every day at the programmed time.

Step 9. Upload the new settings to the relay:

a. Click **File > Send**.

QuickSet prompts you for the settings class or instance you want to send to the relay.

b. Click the check box for **Group 1** (or the settings group that you are programming).

c. Click **OK**.

If you see no error message, the new settings are loaded in the relay.

COMTRADE File Information

Retrieve the COMTRADE files for the time-triggered data captures from each relay with the **FILE READ** command.

Parse the binary COMTRADE data for the power system currents and voltages you need to calculate system quantities.

Fault Analysis

Use the relay measurement and communications capabilities to obtain precise simultaneous measurements from the power system at different locations. Combining system measurements from a number of key substations gives you a snapshot picture of the phasor relationships in the power system at a particular time. You can perform extensive fault analysis by evaluating the simultaneous measurements gathered at a central computer or data server.

Install at least two relays in the power system to implement dynamic phasor determination. *Figure 11.6* shows an example of a 230 kV overhead transmission line with a relay at each terminal. Connect GPS clocks (such as the SEL-2407) at each substation to provide high-accuracy time-signal inputs for each relay.




Figure 11.6 230 kV Transmission Line System

With synchronized and time-stamped binary COMTRADE data, you can develop automated computer algorithms for comparing these data from different locations in the power system.

In particular, you can use fault data extracted from two relays. Use third-party software to filter the binary COMTRADE data so that the signals are composed of fundamental quantities only (50 Hz or 60 Hz). You can also use third-party software to convert the binary COMTRADE data to ASCII COMTRADE files. Use the Phasor Diagram in the SEL-5601 SYNCHROWAVE Event to select the appropriate pre-fault and post-fault quantities.

Power Flow Analysis

Use SEL-400 series relays to develop instantaneous power flow data. Obtain the voltage and current phasors from different power system buses at the same instant and use these measurements to determine power flow at that instant. Use the synchronized phasor measurement capabilities of the relay and the **METER PM** command or a Synchrophasor Protocol to collect synchronized voltage and current data. Use this information to confirm your power flow models.

For example, consider four SEL-421 Relays installed in the power system as shown in *Figure 11.7*. Substations S and R provide generation for the load at Substation T.




Figure 11.7 500 kV Three-Bus Power System

Table 11.6 lists the voltage and current measured by the four SEL-421 Relays at one particular time.

Table 11.6 SEL-421 Voltage and Current Measurement (Sheet 1 of 2)

Voltage		Current	
SEL-421 at Substation S			
V_{AS}	288.675 kV ∠0°	I_{AS}	238.995 A ∠41.9°
V_{BS}	288.675 kV ∠240°	I_{BS}	238.995 A ∠–78.1°
V_{CS}	288.675 kV ∠120°	I_{CS}	238.995 A ∠161.9°
SEL-421 at Substation R			
V_{AR}	303.109 kV ∠–0.2°	I_{AR}	234.036 A ∠–44.2°
V_{BR}	303.109 kV ∠239.8°	I_{BR}	234.036 A ∠195.8°
V_{CR}	303.109 kV ∠119.8°	I_{CR}	234.036 A ∠75.8°

Table 11.6 SEL-421 Voltage and Current Measurement (Sheet 2 of 2)

Voltage		Current	
SEL-421 at Substation T Looking Toward Substation S			
$V_{AT–S}$	295.603 kV ∠–1.6°	$I_{AT–S}$	238.995 A ∠–138.1°
$V_{BT–S}$	295.603 kV ∠238.4°	$I_{BT–S}$	238.995 A ∠101.9°
$V_{CT–S}$	295.603 kV ∠118.4°	$I_{CT–S}$	238.995 A ∠–18.1°
SEL-421 at Substation T Looking Toward Substation R			
$V_{AT–R}$	295.603 kV ∠–1.6°	$I_{AT–R}$	234.036 A ∠135.8°
$V_{BT–R}$	295.603 kV ∠238.4°	$I_{BT–R}$	234.036 A ∠15.8°
$V_{CT–R}$	295.603 kV ∠118.4°	$I_{CT–R}$	234.036 A ∠–104.2°

Use *Equation 11.1* to calculate the generation supplied from Substation S and Substation R, plus the load at Substation T.

$$\begin{aligned} S_{3\phi} &= P_{3\phi} + jQ_{3\phi} \\ &= \sqrt{3} \bullet V_{pp} \bullet I^*_L \\ &= 3 \bullet V_p \bullet I^*_L \end{aligned}$$

Equation 11.1

where:

$S_{3\phi}$ = Three-phase complex power (MVA)
$P_{3\phi}$ = Three-phase real power (MW)
$Q_{3\phi}$ = Three-phase imaginary power (MVAR)
V_{pp} = Phase-to-phase voltage
V_p = Phase-to-neutral voltage
I^*_L = Complex conjugate of the line current

The complex power generation supplied by Substation S is:

$$\begin{aligned} S_S &= (3 \bullet 288.675\ \text{kV}\angle 0°) \bullet (238.995\ \text{A}\angle –41.9°) \\ &= 154.1\ \text{MW} – j138.2\ \text{MVAR} \end{aligned}$$

The complex power generation supplied by Substation R is:

$$\begin{aligned} S_R &= (3 \bullet 303.109\ \text{kV}\angle –0.2°) \bullet (234.036\ \text{A}\angle 44.2°) \\ &= 152.6\ \text{MW} + j148.3\ \text{MVAR} \end{aligned}$$

The load at Substation T supplied by Substation S is:

$$\begin{aligned} S_{T-S} &= (3 \bullet 295.603\ \text{kV}\angle –1.6°) \bullet (238.995\ \text{A}\angle 138.1°) \\ &= –153.7\ \text{MW} + j145.9\ \text{MVAR} \end{aligned}$$

The load at Substation T supplied by Substation R is:

$$\begin{aligned} S_{T-R} &= (3 \bullet 295.603\ \text{kV}\angle –1.6°) \bullet (234.036\ \text{A}\angle –135.8°) \\ &= –152.8\ \text{MW} – j140.5\ \text{MVAR} \end{aligned}$$

The total load at Substation T is:

$$\begin{aligned} S_T &= S_{T-S} + S_{T-R} \\ &= –306.5\ \text{MW} + j5.4\ \text{MVAR} \end{aligned}$$




Figure 11.8 Power Flow Solution

Use the power flow solution to verify the instantaneous positive-sequence impedances of your system transmission lines.

State Estimation Verification

Electric utility control centers have used state estimation to monitor the state of the power system for the past 20 years. The state estimator calculates the state of the power system by using measurements such as complex power, voltage magnitudes, and current magnitudes received from different substations. State estimation uses an iterative, nonlinear estimation technique. The state of the power system is the set of all positive-sequence voltage phasors in the network. Typically, several seconds or minutes elapse from the time of the first measurement to the time of the first estimation. Therefore, state estimation is a steady-state representation of the power system.

Consider using precise simultaneous positive-sequence voltage measurements from the power system to verify your state estimation model. Take time-synchronized high-resolution positive-sequence voltage measurements at all substations. Send the relay synchrophasor messages to a central database to determine the power system state.

Power system contingency analysis models rely on state-estimation techniques, and may have inaccuracies caused by incorrect present-state information, or errors in system characteristics, such as incorrect line and source impedance estimates. The simultaneous event-report triggering technique described earlier in this section can be used to verify present models.

NOTE: Not all SEL-400 series relays support synchrophasors.

With SEL-400 series relays acting as phasor measurement units (PMUs) installed in several substations, synchrophasor measurements can be transmitted to a central processor in near-real time, providing very accurate snapshots of the power system. This type of data processing system provides system-state measurements that are a few seconds old, rather than state estimates that may be several minutes old. In addition, the synchrophasor results are real measurements, rather than estimates.

See *Section 18: Synchrophasors* for information on the PMU settings and the communications protocols available for synchrophasor data collection.

SECTION 12

Settings

This section contains tables of relay settings that are common to most SEL-400 series relays. See the product-specific instruction manuals for details of all settings available in the relay.

The relay hides some settings based upon other settings. If you set an enable setting to OFF, for example, the relay hides all settings associated with that enable setting. This section does not explain rules for hiding settings; these rules are discussed in *Section 6: Protection Application Examples* in the product-specific instruction manuals, where appropriate.

⚠WARNING
Isolate the relay trip circuits while changing settings. When changing settings for multiple classes, it is possible to be in an intermediate state that will cause an unexpected trip.

The settings prompts in this section are similar to the ASCII terminal and ACSELERATOR QuickSet SEL-5030 software prompts. The prompts in this section are unabbreviated and show all possible setting options.

This section describes how settings are organized, explains the concept of settings groups, and then describes some common relay settings:

- *Settings Structure on page 12.1*
- *Multiple Setting Groups on page 12.4*
- *Port Settings on page 12.6*
- *DNP3 Settings—Custom Maps on page 12.15*
- *Front-Panel Settings on page 12.16*
- *Alias Settings on page 12.20*
- *Protection Freeform SELOGIC Control Equations on page 12.22*
- *Automation Freeform SELOGIC Control Equations on page 12.22*
- *Output Settings on page 12.22*
- *Report Settings on page 12.23*
- *Notes Settings on page 12.25*

Settings Structure

The settings structure assigns each relay setting to a specific location based on the setting type. A top-down organization allocates relay settings into these layers:

- Class
- Instance
- Category
- Setting

Examine *Figure 12.1* to understand the settings structure in a typical SEL-400 series relay. The top layer of the settings structure contains classes and instances. Class is the primary sort level; all classes have at least one instance, and some classes have multiple instances. Typical settings classes and related instances are listed in *Table 12.1*.




Figure 12.1 Typical Relay Settings Structure Overview

Table 12.1 Typical Settings Classes and Instances (Sheet 1 of 2)

Class	Description	Instance	Description	ASCII Command	Access Level
Global	Relay-wide applications settings	Global	SET G	P, A, O, 2	
Group	Individual scheme settings	Group 1 • • • Group 6	Group 1 settings • • • Group 6 settings	SET 1, SET S 1 • • • SET 6, SET S 6	P, 2
Breaker Monitor	Circuit breaker monitoring	Breaker Monitor		SET M	P, 2
Bay Control	Bay Control Settings	1		SET B 1	P, A, O, 2

Table 12.1 Typical Settings Classes and Instances (Sheet 2 of 2)

Class	Description	Instance	Description	ASCII Command	Access Level
Port	Communications port settings	PORT F PORT 1 • • • PORT 3 PORT 5	Front-panel port PORT 1 settings • • • PORT 3 settings Ethernet card settings	SET P F SET P 1 • • • SET P 3 SET P 5	P, A, O, 2
Report	Event report and SER settings	Report		SET R	P, A, O, 2
Front Panel	Front-panel HMI settings	Front Panel		SET F	P, A, O, 2
Protection SELOGIC control equations	Protection-related SELOGIC control equations	Group 1 • • • Group 6	Group 1 protection SELOGIC control equations • • • Group 6 protection SELOGIC control equations	SET L 1 • • • SET L 6	P, 2
Automation SELOGIC control equations	Automation-related SELOGIC control equations	Block 1 • • • Block 10	Block 1 automation SELOGIC control equations • • • Block 10 automation SELOGIC control equations	SET A 1 • • • SET A 10	A, 2
DNP3	Distributed Network Protocol data remapping	Map1 • • • Map 5		SET D 1 • • • SET D 5	P, A, O, 2
Output SELOGIC control equations	Relay control output settings and MIRRORED BITS communications transmit equations	Output		SET O	O, 2
Alias	Set aliases	Analog or digital quantities		SET T	P, A, O, 2
Notes	Freeform programming to leave notes in the relay	Notes	100 lines	SET N	P, A, O, 2

Note that some settings classes have only one instance and you do not specify the instance designator when accessing these classes. An example is the Global settings class. You can view or modify Global settings with a communications terminal by entering **SET G** as shown in the ASCII Command column of *Table 12.1*. The relay presents the Global settings categories at the **SET G** command; no instance numbers follow **SET G**. Conversely, the Port settings command has five instances (PORT F, PORT 1, PORT 2, PORT 3, and PORT 5). To access the PORT 1 settings, type **SET P 1 <Enter>**. If you do not specify which port to set, the relay defaults to the active port (the port you are presently using).

The Group settings can have the optional one-letter acronym S attached to the command; you can enter SET 1 or SET S 1 for Group 1 settings, SET 2 or SET S 2 for Group 2 settings, etc. If you do not specify which group to set, the

relay defaults to the present active group. If Group 6 is the active group, and you type **SET <Enter>**, for example, you will see the settings prompts for the Group 6 settings.

Multiple Setting Groups

SEL-400 series relays have six independent setting groups. Each setting group has complete relay settings and protection SELOGIC settings. The active setting group can be:

- Shown or selected with the SEL ASCII serial port **GROUP** command—see *GROUP on page 14.39*.
- Shown or selected from the front-panel LCD with the `MAIN` menu `Set/Show` menu item and the `Active Group` submenu item as described in *Figure 4.32 on page 4.29*.
- Selected with SELOGIC control equation settings SS1 through SS6. Settings SS1 through SS6 have priority over all other selection methods. Use remote bits in these equations to select setting groups with Fast Operate commands as described in *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.
- Shown with DNP3 Objects 20 and 22 and selected with Objects 40 and 41.

Setting Groups: Application Ideas

Setting groups can be used for such applications as:

- Environmental conditions such as winter storms, periods of high summer heat, etc.
- Hot-line tag that disables closing and sensitizes protection
- Commissioning and operation

Active Setting Group Indication

Only one setting group can be active at a time. Relay Word bits SG1 through SG6 indicate the active setting group, as shown in *Table 12.2*.

Table 12.2 Definitions for Active Setting Group Indication Relay Word Bits SG1 Through SG6

Relay Word Bit	Definition
CHSG	Indication that a group switch timer is operating or a group switch change is underway
SG1	Indication that setting Group 1 is the active setting group
SG2	Indication that setting Group 2 is the active setting group
SG3	Indication that setting Group 3 is the active setting group
SG4	Indication that setting Group 4 is the active setting group
SG5	Indication that setting Group 5 is the active setting group
SG6	Indication that setting Group 6 is the active setting group

For example, if setting Group 4 is the active setting group, Relay Word bit SG4 asserts to logical 1, and the other Relay Word bits SG1, SG2, SG3, SG5, and SG6 are all deasserted to logical 0.

Active Setting Group Selection

The Global settings class contains the SELOGIC control equation settings SS1 through SS6, as shown in *Table 12.3*.

NOTE: The settings group switching settings are checked once per cycle. When setting TGR := 0, in order for a transient assertion to be recognized, it should be conditioned to remain asserted for at least 1 cycle.

Table 12.3 Definitions for Active Setting Group Switching SELOGIC Control Equation Settings SS1 Through SS6

Setting	Definition
SS1	Go to (or remain in) setting Group 1
SS2	Go to (or remain in) setting Group 2
SS3	Go to (or remain in) setting Group 3
SS4	Go to (or remain in) setting Group 4
SS5	Go to (or remain in) setting Group 5
SS6	Go to (or remain in) setting Group 6

The operation of these settings is explained with the following example.

Assume the active setting group starts out as setting Group 3. Corresponding Relay Word bit SG3 is asserted to logical 1 as an indication that setting Group 3 is the active setting group.

With setting Group 3 as the active setting group, setting SS3 has priority. If setting SS3 is asserted to logical 1, setting Group 3 remains the active setting group, regardless of the activity of settings SS1, SS2, SS4, SS5, and SS6. With settings SS1 through SS6 all deasserted to logical 0, setting Group 3 still remains the active setting group.

With setting Group 3 as the active setting group, if setting SS3 is deasserted to logical 0 and one of the other settings (e.g., setting SS5) asserts to logical 1, the relay switches from setting Group 3 as the active setting group to another setting group (e.g., setting Group 5) as the active setting group, after qualifying time setting TGR (Global settings):

TGR	Group Change Delay Setting	(settable from 0 to 54000 cycles)

NOTE: The CHSG Relay Word bit does not operate for settings changes initiated by the serial port or front panel methods.

In this example, TGR qualifies the assertion of setting SS5 before it can change the active setting group. Relay Word bit CHSG asserts when the TGR timer is picked up and timing, and also when a setting group change has been initiated.

Active Setting Group Changes

The relay is disabled for less than one second while in the process of changing active setting groups. Relay elements, timers, and logic are reset, unless indicated otherwise in the specific logic description. For example, local bit (LB01 through LB32), remote bit (RB01 through RB32), and latch bit (PLT01 through PLT32) states are retained during an active setting group change. The output contacts do not change state until the relay enables in the new settings group and the SELOGIC control equations are processed to determine the output contact status for the new group.

After a group change, an automatic message will be sent to any serial port that has setting AUTO := Y (see *Table 12.7*).

Active Setting: Nonvolatile State

Power Loss

The active setting group is retained if power to the relay is lost and then restored. If a particular setting group is active (e.g., setting Group 5) when power is lost, the same setting group is active when power is restored.

Settings Change

If individual settings are changed for the active setting group or one of the other setting groups, the active setting group is retained, much like in the preceding explanation.

If individual settings are changed for a setting group other than the active setting group, there is no interruption of the active setting group, so the relay is not momentarily disabled.

If the individual settings change causes a change in one or more SELOGIC control equation settings SS1 through SS6, the active setting group can be changed, subject to the newly enabled SS1 through SS6 settings.

Port Settings

Table 12.4 Port Settings Categories

Settings	Reference
Protocol Selection	See *Table 12.5*.
Communications Settings	See *Table 12.6*.
SEL Protocol Settings	See *Table 12.7*.
Fast Message Read Data Access	See *Table 12.8*.
IP Configuration	See *Table 12.9*.
FTP Configuration	See *Table 12.10*.
HTTP Server Configuration	See *Table 12.11*.
Telnet Configuration	See *Table 12.12*.
IEC 61850 Configuration	See *Table 12.13*.
SV Receiver Configuration	See *Table 12.15*
SV Transmitter Configuration	See *Table 12.16*
DNP3 Protocol Settings	See *Table 12.18*.
DNP3 Protocol LAN/WAN Settings	See *Table 12.19*.
Phasor Measurement Configuration	See *Table 12.20*.
MIRRORED BITS Protocol Settings	See *Table 12.21*.
Resistance Temperature Detector (RTD) Protocol Settings	See *Table 12.22*.
PMU Protocol Settings	See *Table 12.23*.
Simple Network Time Protocol (SNTP) Selection	See *Table 12.24*.

Table 12.5 Protocol Selection

Label	Prompt	Default Value
EPORT[a]	Enable Port (Y, N)	Y
MAXACC	Maximum Access Level (1, B, P, A, 0, 2, C)	C
PROTO[b]	Protocol (SEL, DNP, MBA, MBB, MBGA, MBGB, RTD, PMU)	SEL

[a] Setting EPORT to N on Port 1 has no effect on the operation of IRIG-B on Port 1.
[b] Does not apply to Ethernet (Port 5). Subsequent SEL protocol settings apply to Telnet.

Make *Table 12.6* settings for serial ports if preceding setting PROTO ≠ RTD.

Table 12.6 Communications Settings

Label	Prompt	Default Value
MBT[a]	Using Pulsar 9600 modem? (Y, N)	N
SPEED[b]	Data Speed (300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, SYNC[c])	9600
DATABIT[d]	Data Bits (7, 8 bits)	8
PARITY[c]	Parity (Odd, Even, None)	N
STOPBIT[e]	Stop Bits (1, 2 bits)	1
RTSCTS[f]	Enable Hardware Handshaking (Y, N)	N

[a] Only applicable if PROTO := MBA, MBB, MBGA, or MBGB.
[b] For PROTO := MBA, MBB, MBGA, or MBGB, 57600 not available.
[c] SYNC option only available for PROTO := MBA, MBB, MBGA, or MBGB on rear-panel serial ports.
[d] For PROTO := SEL only.
[e] For PROTO := SEL, MBA, MBB, or PMU only.
[f] For PROTO := SEL or PMU only.

Make *Table 12.7* settings if Port setting PROTO := SEL, DNP, or PMU.

Table 12.7 SEL Protocol Settings

Label	Prompt	Default Value
TIMEOUT[a]	Port Time-Out (OFF, 1–60 minutes)	5
AUTO[b]	Send Auto-Messages to Port (Y, N)	Y
FASTOP[c]	Enable Fast Operate Messages (Y, N)	N
TERTIM1[a]	Initial Delay-Disconnect Sequence (0–600 seconds)	1
TERSTRN[a]	Termination String-Disconnect Sequence (9 characters maximum)[d]	"\005"
TERTIM2[a]	Final Delay-Disconnect Sequence (0–600 seconds)	0

[a] Hidden for PROTO := PMU.
[b] Hidden for PROTO := DNP or PMU.
[c] Hidden for PROTO := DNP.
[d] TERSTRN set at /005 is <Ctrl+E>.

Table 12.8 Fast Message Read Data Access (Sheet 1 of 2)

Label	Prompt	Default Value
FMRENAB	Enable Fast Message Read Data Access (Y/N)	Y
FMRLCL	Enable Local Region for Fast Message Access (Y/N)	N
FMRMTR	Enable Meter Region for Fast Message Access (Y/N)	Y
FMRDMND	Enable Demand Region for Fast Message Access (Y/N)	Y
FMRTAR	Enable Target Region for Fast Message Access (Y/N)	Y

NOTE: Not all of these settings are available in every SEL-400 series relay. Just those that apply to features in the relay are available.

Table 12.8 Fast Message Read Data Access (Sheet 2 of 2)

Label	Prompt	Default Value
FMRHIS	Enable History Region for Fast Message Access (Y/N)	N
FMRBRKR	Enable Breaker Region for Fast Message Access (Y/N)	N
FMRSTAT	Enable Status Region for Fast Message Access (Y/N)	N
FMRANA	Enable Analog Region for Fast Message Access (Y/N)	Y

Make *Table 12.9* settings on the Ethernet port (Port 5).

Table 12.9 IP Configuration

Label	Prompt	Default Value
IPADDR	Device IP Address / CIDR Prefix (w.x.y.z/t)	192.168.1.2/24
DEFRTR	Default router (w.x.y.z)	192.168.1.1
ETCPKA	Enable TCP Keep-Alive (Y,N)	Y
KAIDLE	TCP Keep-Alive Idle Range (1–20 seconds)	10
KAINTV	TCP Keep-Alive Interval Range (1–20 seconds)	1
KACNT	TCP Keep-Alive Count Range (1–20)	6
BUSMODE[a]	Bus Operating Mode (INDEPEND, MERGED)	INDEPEND
NETMODE	Operating Mode (FIXED, FAILOVER, SWITCHED, PRP...)	FAILOVER
NETPORT	Primary Network Port (A, B, C, D)[b]	C
PRPTOUT	PRP Entry Timeout (100–10000 milliseconds)	500
PRPINTV	PRP Supervision TX Interval (1–10 seconds)	2
PRPADDR	PRP Destination Addr LSB (0–255)	0
FTIME	Failover Time-Out (0–65535 milliseconds)	1
NETASPD[c]	Port 5A Speed (Auto, 10, 100)	Auto
NETBSDP[c]	Port 5B Speed (Auto, 10, 100)	Auto
NETCSPD[c]	Port 5C Speed (Auto, 10, 100)	Auto
NETDSPD[c]	Port 5D Speed (Auto, 10, 100)	Auto

[a] Available on devices with IEC 61850 Sampled Values (SV) publication or subscription capability.
[b] The specific options available depend on the physical ports installed in the hardware.
[c] This setting applies only if the port is installed and it is a twisted-pair port (10/100BASE-T).

NOTE: SEL advises against enabling anonymous File Transfer Protocol (FTP) logins (FTPANMS = Y) except under test conditions. The Ethernet card does not require a password for the special FTP username "anonymous". If you enable anonymous FTP logins, you are allowing unrestricted access to the SEL-400 series relay and host files.

Table 12.10 FTP Configuration

Label	Prompt	Default
FTPSERV[a]	Enable FTP Server (Y, N)	N
FTPCBAN	FTP Connect Banner	FTP SERVER:
FTPIDLE[a]	Idle Time-Out (5–255 minutes)	5
FTPANMS[a]	Enable Anonymous FTP login (Y, N)	N
FTPAUSR	Anonymous User Access Level	0

[a] If you change these settings and accept the new settings, the Ethernet card closes all active network connections and briefly pauses network operation.

Table 12.11 HTTP Server Configuration

Label	Prompt	Default Value
EHTTP	Enable HTTP Server (Y,N)	N
HTTPPOR	HTTP Server TCP/IP Port Number (1–65534)	80
HIDLE	HTTP Session Time-Out (1–30 minutes)	5

Table 12.12 Telnet Configuration

Label	Prompt	Default
ETELNET	Enable Telnet (Y, N)	N
TCBAN	Telnet Connect Banner	TERMINAL SERVER:
TPORT[a]	Telnet Port (23, 1025–65534)	23
TIDLE	Telnet Port Time-Out (1–30 minutes)	15

[a] If you change these settings and accept the new settings, the relay closes all active network connections and briefly pauses network operation.

Table 12.13 IEC 61850 Configuration

Label	Prompt	Default
E61850	Enable IEC 61850 Protocol (Y, N)	N
EGSE[a]	Enable IEC 61850 GSE (Y, N)	N
EMMSFS[a]	Enable MMS File Services (Y, N)	N

[a] Settings EGSE and EMMSFS are hidden when E61850 is set to N.

Table 12.14 IEC 61850 Mode/Behavior Configuration

Label	Prompt	Default Value
E850MBC	Enable 61850 Mode/Behavior Control (Y, N)	N
E0FFMTX	Enable GOOSE and SV Tx in Off Mode (Y, N)	N

Make the *Table 12.15* settings in relays that support IEC 61850-9-2 Sampled Values (SV) subscriptions.

Table 12.15 Sampled Value Receiver Configuration

Label	Prompt	Default Value
SVRXEN	Enable SV Reception (Number of streams 0–7)[a]	0
SVRADR*s*[b]	SV Stream *s* Subscribed MAC Address[c]	01-0C-CD-04-00-0*s*
RAPPID*s*[b]	SV Stream *s* Rx APPID (0x4000–0x7FFF)[d]	0x4000
SVR*s*ICH[b, e]	SVRX*s* Channel Current Terminal (OFF,W,X)	W
SVR*s*VCH[b, f]	SVRX*s* Channel Voltage Terminal (OFF,Y,Z)	Y

[a] The number of supported streams varies among products. See the product-specific instruction manual for more information.

[b] *s* represents the subscription number. Only settings for subscriptions enabled by SVRXEN will be visible.

[c] Layer 2 multicast address only. Broadcast address is not allowed.

[d] The 0x prefix is used to indicate that this setting is in hexadecimal.

[e] The SEL-487E supports current Terminals S, T, U, W, X, and Y with Terminal S serving as default. The SEL-487B supports current Terminals I01–I19 with Terminal I01 serving as default. Each terminal option listed refers to three terminals grouped together. For example, I01 refers to I01–I03, I04 refers to I04–I06, etc.

[f] The SEL-487E supports voltage Terminals V and Z with Terminal V serving as default. The SEL-487B only supports the voltage Terminal V01, which serves as default. The setting V01 includes voltage terminals V01, V02, and V03.

Make *Table 12.16* settings in relays that support IEC 61850-9-2 SV publications.

Table 12.16 Sampled Value Transmitter Configuration

Label	Prompt	Default Value
SVTXEN	Enable SV Transmission (Number of streams 0–7)[a]	0
SVTADR*p*[b]	SVT *p* Destination MAC Address[c]	01-0C-CD-04-00-0*p*
TAPPID*p*[b]	SV Stream *p* Tx APPID (0x4000–0x7FFF)[d]	0x4000
TSVID*p*[b]	SVID *p* (String of 63 characters a–z,A–Z,_,0–9)	"4000"
TVLAN*p*[b]	SV *p* Transmit VLAN ID (1–4094)	1
TPRIO*p*[b]	SV *p* Transmit VLAN Priority (0–7)	4
SVT*p*ICH[b,]	SVTX*p* Channel Current Terminal (W,X)	W
SVT*p*VCH[b,]	SVTX*p* Channel Voltage Terminal (Y,Z)	Y

[a] The number of supported streams varies among products. See the product-specific instruction manual for more information.

[b] *p* represents the publication number. Only settings for publications enabled by SVTXEN will be visible.

[c] Layer 2 multicast address only. Broadcast address is not allowed.

[d] The 0x prefix is used to indicate that this setting is in hexadecimal.

Table 12.17 Sampled Value Channel Delay Settings

Label	Prompt	Default Value
CH_DLY	Sampled Value Channel Delay (1.00–3 ms)	1.5

Make *Table 12.18* settings if Port setting PROTO := DNP.

Table 12.18 DNP3 Serial Protocol Settings (Sheet 1 of 2)

Label	Prompt	Default Value
DNPADR	DNP Address (0–65519)	0
DNPID	DNP ID for Object 0, Var 246 (20 characters)	“Relay 1-DNP”
DNPMAP	DNP Session Map (1–5)	1
ECLASSB	Class for Binary Event Data (OFF, 1–3)	1
ECLASSC	Class for Counter Event Data (OFF, 1–3)	OFF
ECLASSA	Class for Analog Event Data (OFF, 1–3)	2
ECLASSV	Class for Virtual Terminal Data (OFF, 1–3)	OFF
TIMERQ	Time-Set Request Interval (I, M, 1–32767 minutes)	I
DECPLA	Currents Scaling (0–3 decimal places)	1
DECPLV	Voltages Scaling (0–3 decimal places)	1
DECPLM	Misc Data Scaling (0–3 decimal places)	1
STIMEO	Select/Operate Time-Out (0.0–60.0 seconds)	1.0
DRETRY	Data Link Retries (OFF, 1–15)	OFF
DTIMEO	Data Link Time-Out (0.0–30.0 seconds)	1
MINDLY	Minimum Delay from DCD to TX (0.00–1.00 seconds)	0.05
MAXDLY	Maximum Delay from DCD to TX (0.00–1.00 seconds)	0.10
PREDLY	Settle Time-RTS On to TX (OFF, 0.00–30.00 seconds)	0.00
PSTDLY	Settle Time-TX to RTS Off (0.00–30.00 seconds)	0.00
DNPCL	Enable Control Operations (Y, N)	N

Table 12.18 DNP3 Serial Protocol Settings (Sheet 2 of 2)

Label	Prompt	Default Value
AIVAR	Default Variation for Analog Inputs (1–6)	2
ANADBA	Analog Reporting Deadband for Currents (0–32767)	100
ANADBV	Analog Reporting Deadband for Voltages (0–32767)	100
ANADBM	Analog Reporting Deadband (0–32767)	100
ETIMEO	Event Message Confirm Time-Out (1–50 seconds)	2
UNSOL	Enable Unsolicited Reporting (Y, N)	N
PUNSOL	Enable Unsolicited Reporting at Power-Up (Y, N)	N
REPADR	DNP Address to Report to (0–65519)	1
NUMEVE	Number of Events to Transmit On (1–200)	10
AGEEVE	Age of Oldest Event to Transmit On (0–99999)	2
URETRY	Unsolicited Message Max Retry Attempts (2–10)	3
UTIMEO	Unsolicited Message Offline Time-Out (OFF, 1–5000 sec)	60
EVEMOD	Event Mode (SINGLE, MULTI)	SINGLE
MODEM	Modem Connected to Port (Y, N)	N
MSTR	Modem Startup String (30 chars max)	“E0X0&D0S0=4”
PH_NUM1	Phone Number for Dial-Out (30 chars max)	“”
PH_NUM2	Backup Phone Number for Dial-Out (30 chars max)	“”
RETRY1	Retry Attempts for Phone 1 Dial-Out (1–20)	5
RETRY2	Retry Attempts for Phone 2 Dial-Out (1–20)	5
MDTIME	Time to Attempt Dial (5–300 seconds)	60
MDRET	Time Between Dial-Out Attempts (5–3600 seconds)	120

Make *Table 12.19* settings if configuring DNP3 LAN/WAN.

Table 12.19 DNP3 LAN/WAN Settings (Sheet 1 of 2)

Label	Prompt	Default Value
EDNP	Enable DNP Sessions (0–6)	0
DNPADR	DNP Address (0–65519)	0
DNPPNUM	DNP TCP and UDP Port (1025–65534)	20000
DNPID	DNP ID for Object 0, Var 246 (20 characters)	“RELAY1-DNP”
Ethernet DNP3 Master *n* Configuration, *n* = 1 to value of EDNP, max 6[a]		
DNPIP*n*	IP Address (w.x.y.z)	192.168.1.[100+n]
DNPTR*n*	Transport Protocol (UDP, TCP)	TCP
DNPUDP*n*[b]	UDP Response Port (REQ, 1025–65534)	20000
DNPMAP*n*	DNP Session Map (1–5)	1
CLASSB*n*	Class for Binary Event Data (OFF,1–3)	1
CLASSC*n*	Class for Counter Event Data (OFF,1–3)	OFF
CLASSA*n*	Class for Analog Event Data (OFF,1–3)	2
TIMERQ*n*	Time-Set Request Interval (I,M,1–32767 mins)	I
DECPLA*n*	Currents Scaling (0–3 decimal places)	1
DECPLV*n*	Voltages Scaling (0–3 decimal places)	1
DECPLM*n*	Misc Data Scaling (0–3 decimal places)	1

Table 12.19 DNP3 LAN/WAN Settings (Sheet 2 of 2)

Label	Prompt	Default Value
STIMEO*n*	Select/Operate Time-Out (0.0–60.0 seconds)	1.0
DNPINA*n*[c]	Seconds to Send Data Link Heartbeat (0–7200)	120
DNPCL*n*	Enable Control Operations (Y, N)	N
AIVAR*n*	Default Variation for Analog Inputs (1–6)	2
ANADBA*n*[d]	Analog Reporting Deadband for Currents (0–32767)	100
ANADBV*n*[d]	Analog Reporting Deadband for Voltages (0–32767)	100
ANADBM*n*[d]	Analog Reporting Deadband (0–32767)	100
ETIMEO*n*	Event Message Confirm Time-Out (1–50 seconds)	2
UNSOL*n*[e]	Enable Unsolicited Reporting (Y,N)	N
PUNSOL*n*[f]	Enable Unsolicited Reporting at Power-Up (Y, N)	N
REPADR*n*	DNP Address to Report to (0–65519)	1
NUMEVE*n*[f]	Number of Events to Transmit On (1–200)	10
AGEEVE*n*[f]	Age of Oldest Event to Transmit On (0–99999)	2
URETRY*n*[f]	Unsolicited Message Max Retry Attempts (2–10)	3
UTIMEO*n*[f]	Unsol. Message Offline Time-Out (1–5000 sec)	60
EVEMOD*n*	Event Mode (SINGLE, MULTI)	SINGLE

[a] Hidden if EDNP := 0.
[b] Hidden if DNPTR*n* := TCP.
[c] Hidden if DNPTR*n* := UDP.
[d] Hidden if CLASSA*n* := OFF.
[e] Hidden if CLASSA*n* := CLASSB*n* := CLASSC*n* := OFF.
[f] Hidden if UNSOL*n* := N.

Table 12.20 Phasor Measurement Configuration

Setting	Prompt	Default
EPMIP	Enable C37.118 Communications (Y, N)[a]	N
PMOTS1	PMU Output 1 Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMODC1	PMU Output 1 Data Configuration (1–5)	1
PMOIPA1	PMU Output 1 Client IP Address (w.x.y.z)[b]	192.168.1.3
PMOTCP1	PMU Output 1TCP/IP Port Number (1–65534)[b, c, d]	4712
PMOUDP1	PMU Output 1 UDP/IP Data Port Number (1–65534)[b, e]	4713
PMOTS2	PMU Output 2 Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMODC2	PMU Output 2 Data Configuration (1–5)	1
PMOIPA2	PMU Output 2 Client IP Address (w.x.y.z)[f]	192.168.1.4
PMOTCP2	PMU Output 2 TCP/IP Port Number (1–65534)[d, f, g]	4722
PMOUDP2	PMU Output 2 UDP/IP Data Port Number (1–65534)[f, h]	4714

[a] Set EPMIP := Y to access remaining settings.
[b] Setting hidden when PMOTS1 := OFF.
[c] Setting hidden when PMOTSI := UDP_S.
[d] Port # must be unique compared to TPORT and DNPPNUM.
[e] Setting hidden when PMOTS1 := TCP.
[f] Setting hidden when PMOTS2 := OFF.
[g] Setting hidden when PMOTS2 := UDP_S.
[h] Setting hidden when PMOTS2 := TCP.

Make *Table 12.21* settings if Port setting PROTO := MBA, MBB, MBGA, or MBGB.

Table 12.21 MIRRORED BITS Protocol Settings (Sheet 1 of 2)

Label	Prompt	Default Value
TX_ID	MIRRORED BITS ID of This Device (1–4)	2
RX_ID	MIRRORED BITS ID of Device Receiving From (1–4)	1
RBADPU	Outage Duration to Set RBAD (0–10000 seconds)	10
CBADPU	Channel Unavailability to Set CBAD (1–100000 ppm)	20000
TXMODE	Transmission Mode (N-Normal, P-Paced)	N
MBNUM	Number of MIRRORED BITS Channels (0–8)	8
RMB1FL	RMB1 Channel Fail State (0, 1, P)	P
RMB1PU	RMB1 Pickup Time (1–8 messages)	1
RMB1DO	RMB1 Dropout Time (1–8 messages)	1
RMB2FL	RMB2 Channel Fail State (0, 1, P)	P
RMB2PU	RMB2 Pickup Time (1–8 messages)	1
RMB2DO	RMB2 Dropout Time (1–8 messages)	1
RMB3FL	RMB3 Channel Fail State (0, 1, P)	P
RMB3PU	RMB3 Pickup Time (1–8 messages)	1
RMB3DO	RMB3 Dropout Time (1–8 messages)	1
RMB4FL	RMB4 Channel Fail State (0, 1, P)	P
RMB4PU	RMB4 Pickup Time (1–8 messages)	1
RMB4DO	RMB4 Dropout Time (1–8 messages)	1
RMB5FL	RMB5 Channel Fail State (0, 1, P)	P
RMB5PU	RMB5 Pickup Time (1–8 messages)	1
RMB5DO	RMB5 Dropout Time (1–8 messages)	1
RMB6FL	RMB6 Channel Fail State (0, 1, P)	P
RMB6PU	RMB6 Pickup Time (1–8 messages)	1
RMB6DO	RMB6 Dropout Time (1–8 messages)	1
RMB7FL	RMB7 Channel Fail State (0, 1, P)	P
RMB7PU	RMB7 Pickup Time (1–8 messages)	1
RMB7DO	RMB7 Dropout Time (1–8 messages)	1
RMB8FL	RMB8 Channel Fail State (0, 1, P)	P
RMB8PU	RMB8 Pickup Time (1–8 messages)	1
RMB8DO	RMB8 Dropout Time (1–8 messages)	1
MBTIME	Accept MIRRORED BITS Time Synchronization (Y, N)	N
MBNUMAN	Number of Analog Channels (0–7)	0
MBANA1	Selection for Analog Channel 1 (analog label)	[a]
MBANA2	Selection for Analog Channel 2 (analog label)	[a]
MBANA3	Selection for Analog Channel 3 (analog label)	[a]
MBANA4	Selection for Analog Channel 4 (analog label)	[a]
MBANA5	Selection for Analog Channel 5 (analog label)	[a]
MBANA6	Selection for Analog Channel 6 (analog label)	[a]

Table 12.21 MIRRORED BITS Protocol Settings (Sheet 2 of 2)

Label	Prompt	Default Value
MBANA7	Selection for Analog Channel 7 (analog label)	[a]
MBNUMVT	Number of Virtual Terminal Channels (OFF, 0–7)	OFF

[a] The default value of the MBANA*n* settings is relay-specific. See the product-specific instruction manual to find these defaults.

Make *Table 12.22* settings if Port setting PROTO := RTD.

Table 12.22 Resistance Temperature Detector (RTD) Protocol Settings

Label	Prompt	Default Value
RTDNUM	RTD Number of Inputs (0–12)	12
RTD*n*TY[a]	RTD *n* Type (NA, PT100, NI100, NI120, CU10)[b]	PT100

[a] Where n is the number of RTD inputs enabled in the RTDNUM setting.
[b] NA designates an input that is not connected to an RTD device.

Table 12.23 PMU Protocol Settings

Label	Prompt	Default Value
PMUMODE	PMU Mode (CLIENTA, CLIENTB, SERVER)	SERVER
RTCID[a]	Remote PMU Hardware ID (1–65534)	1
PMODC	PMU Output Data Configuration (1–5)	1

[a] Setting hidden when PMUMODE := SERVER.

Table 12.24 Simple Network Time Protocol (SNTP) Selection

Setting	Prompt	Default
ESNTP	SNTP Enable (OFF, UNICAST, MANYCAST, BROADCAST)	OFF
SNTPRAT[a]	SNTP Request Update Rate (15–3600 seconds)	60
SNTPTO	SNTP Timeout (5–20 seconds)	5
SNTPPIP	SNTP Primary Server IP Address (w.x.y.z)[b]	192.168.1.110
SNTPBIP	SNTP Backup Server IP Address (w.x.y.z)[c]	192.168.1.111
SNTPPOR[d]	SNTP IP Local Port Number (1–65534)	123

[a] This setting is hidden if ESNTP = OFF, and hidden and forced to 5 if ESNTP = BROADCAST.
[b] Where w: 0–126, 128–239, x: 0–255, y: 0–255, z: 0–255.
[c] Where w: 0–126, 128–223, x: 0–255, y: 0–255, z: 0–255.
[d] This setting is hidden if ESNTP ≠ UNICAST.

Table 12.25 PTP Settings (Sheet 1 of 2)

Setting	Prompt	Default
EPTP	Enable PTP (Y, N)[a]	N
PTPPRO	PTP Profile (DEFAULT, C37.238)	DEFAULT
PTPTR	PTP Transport Mechanism (UDP, LAYER2)[b]	UDP
DOMNUM	PTP Domain Number (0–255)	0
PTHDLY	PTP Path Delay Mechanism (P2P, E2E, OFF)[c]	E2E
PDINT	Peer Delay Request Interval (1, 2, 4, ...64 s)[d]	1
AMNUM	PTP Number of Acceptable Masters (OFF, 1–5)	OFF
AMIP*n*	PTP Acceptable Master *n* IP (w.x.y.z)[e]	192.168.1.12*n*

NOTE: PTP is only supported on Ethernet Ports 5A and 5B. Most SEL-400 series relays only support 2 ports at a time, and must have Port 5A and Port 5B selected by the MOT option in these relays. Relays that support 4 ports will still have PTP on Port 5A and Port 5B but will not require selection of a different MOT option to have PTP available.

Table 12.25 PTP Settings (Sheet 2 of 2)

Setting	Prompt	Default
AMMAC*n*	PTP Acceptable Master *n* MAC (xx:xx:xx:xx:xx:xx)[f]	00.30.A7:00:00:0[p]
ALTPRI*n*	PTP Alternate Priority1 for Master n (0–255)[g]	0
PVLAN	PTP VLAN Identifier (1–4094)[h]	1
PVLANPR	PTP VLAN Priority (0–7)[h]	4

[a] This setting is not available if the hardware does not support Ports 5A and 5B or if the ports are used in SWITCHED mode.
[b] Hidden and forced to LAYER2 if NETMODE := PRP and NETPORT = A or B. Also hidden if the relay supports the process bus (87L or IEC 61850-9-2 Sampled Values) and NETPORT = C or D.
[c] If PTPPRO = C37.238, E2E is removed from the setting range.
[d] Hide if PTHDLY = E2E or OFF.
[e] Hide if AMNUM = OFF or if PTPTR = LAYER2.
[f] Hide if AMNUM = OFF or if PTPTR = UDP.
[g] Hide if AMNUM = OFF.
[h] Hide if PTPPRO = DEFAULT.

DNP3 Settings—Custom Maps

Table 12.26 DNP3 Settings Categories

Settings	Reference
DNP3 Fault Location Min and Max	*Table 12.27*
Binary Input Map	*Table 12.28*
Binary Output Map	*Table 12.28*
Counter Map	*Table 12.28*
Analog Input Map	*Table 12.28*
Analog Output Map	*Table 12.28*

The fault location minimum and maximum settings determine what fault data are sent to a DNP3 master. This affects all DNP3 sessions that use the current DNP3 map.

NOTE: MINDIST and MAXDIST only apply to relays that provide a fault location.

Table 12.27 Minimum and Maximum Fault Location

Label	Prompt	Default Value
MINDIST	Min Fault Location to Capture (OFF, –1000.0 to 1000.0)	OFF
MAXDIST	Max Fault Location to Capture (OFF, –1000.0 to 1000.0)	OFF

The remainder of this settings class consists of a set of freeform categories for configuring the map for the various DNP3 data types. The category headers indicate the syntax of the entries. *Table 12.28* shows these headers. All entries require a data label. The deadband and scale-factor parameters are optional. The defaults are relay-specific, so refer to the product-specific instruction manual to see the defaults for these settings.

Table 12.28 DNP3 Map Category Headers (Sheet 1 of 2)

Binary Input Map (Binary Input Label)
Binary Output Map (Binary Output Label)
Counter Map (Counter Label, Deadband)

Table 12.28 DNP3 Map Category Headers (Sheet 2 of 2)

Analog Input Map (Analog Input Label, Scale Factor, Deadband)
Analog Output Map (Analog Output Label)

Front-Panel Settings

Table 12.29 Front-Panel Settings Categories

Settings	Reference
Front-Panel Settings	*Table 12.30*
Selectable Screens for the Front Panel	*Table 12.31*
Selectable Operator Pushbuttons	*Table 12.32*
Front-Panel Event Display	*Table 12.33*
Display Points	
Local Control	
Local Bit SELOGIC	*Table 12.34*
SER Parameters	*Table 12.35*

The defaults for the pushbuttons and targets in the Front-Panel Settings category are relay-specific. See the product-specific instruction manual to find these defaults.

Table 12.30 Front-Panel Settings (Sheet 1 of 3)

Label	Prompt
FP_TO	Front Panel Display Time-Out (OFF,1–60 min)
EN_LEDC	Enable LED Asserted Color (R,G)
TR_LEDC	Trip LED Asserted Color (R,G)
PB1_LED	Pushbutton LED 1 (SELOGIC Equation)
PB1_COL	PB1_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB2_LED	Pushbutton LED 2 (SELOGIC Equation)
PB2_COL	PB2_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB3_LED	Pushbutton LED 3 (SELOGIC Equation)
PB3_COL	PB3_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB4_LED	Pushbutton LED 4 (SELOGIC Equation)
PB4_COL	PB4_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB5_LED	Pushbutton LED 5 (SELOGIC Equation)
PB5_COL	PB5_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB6_LED	Pushbutton LED 6 (SELOGIC Equation)
PB6_COL	PB6_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB7_LED	Pushbutton LED 7 (SELOGIC Equation)
PB7_COL	PB7_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB8_LED	Pushbutton LED 8 (SELOGIC Equation)
PB8_COL	PB8_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB9_LED[a]	Pushbutton LED 9 (SELOGIC Equation)

Table 12.30 Front-Panel Settings (Sheet 2 of 3)

Label	Prompt
PB9_COL[a]	PB9_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB10LED[a]	Pushbutton LED 10 (SELOGIC Equation)
PB10COL[a]	PB10_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB11LED[a]	Pushbutton LED 11 (SELOGIC Equation)
PB11COL[a]	PB11_LED Assert and Deassert Color (Enter 2: R,G,A,O)
PB12LED[a]	Pushbutton LED 12 (SELOGIC Equation)
PB12COL[a]	PB_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T1_LED	Target LED 1 (SELOGIC Equation)
T1LEDL	Target LED 1 Latch (Y, N)
T1LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T2_LED	Target LED 2 (SELOGIC Equation)
T2LEDL	Target LED 2 Latch (Y, N)
T2LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T3_LED	Target LED 3 (SELOGIC Equation)
T3LEDL	Target LED 3 Latch (Y, N)
T3LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T4_LED	Target LED 4 (SELOGIC Equation)
T4LEDL	Target LED 4 Latch (Y, N)
T4LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T5_LED	Target LED 5 (SELOGIC Equation)
T5LEDL	Target LED 5 Latch (Y, N)
T5LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T6_LED	Target LED 6 (SELOGIC Equation)
T6LEDL	Target LED 6 Latch (Y, N)
T6LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T7_LED	Target LED 7 (SELOGIC Equation)
T7LEDL	Target LED 7 Latch (Y, N)
T7LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T8_LED	Target LED 8 (SELOGIC Equation)
T8LEDL	Target LED 8 Latch (Y, N)
T8LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T9_LED	Target LED 9 (SELOGIC Equation)
T9LEDL	Target LED 9 Latch (Y, N)
T9LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T10_LED	Target LED 10 (SELOGIC Equation)
T10LEDL	Target LED 10 Latch (Y, N)
T10LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T11_LED	Target LED 11 (SELOGIC Equation)
T11LEDL	Target LED 11 Latch (Y, N)
T11LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T12_LED	Target LED 12 (SELOGIC Equation)

Table 12.30 Front-Panel Settings (Sheet 3 of 3)

Label	Prompt
T12LEDL	Target LED 12 Latch (Y, N)
T12LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T13_LED	Target LED 13 (SELOGIC Equation)
T13LEDL	Target LED 13 Latch (Y, N)
T13LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T14_LED	Target LED 14 (SELOGIC Equation)
T14LEDL	Target LED 14 Latch (Y, N)
T14LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T15_LED	Target LED 15 (SELOGIC Equation)
T15LEDL	Target LED 15 Latch (Y, N)
T15LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T16_LED	Target LED 16 (SELOGIC Equation)
T16LEDL	Target LED 16 Latch (Y, N)
T16LEDC	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T17_LED[b]	Target LED 17 (SELOGIC Equation)
T17LEDL[b]	Target LED 17 Latch (Y, N)
T17LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T18_LED[b]	Target LED 18 (SELOGIC Equation)
T18LEDL[b]	Target LED 18 Latch (Y, N)
T18LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T19_LED[b]	Target LED 19 (SELOGIC Equation)
T19LEDL[b]	Target LED 19 Latch (Y, N)
T19LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T20_LED[b]	Target LED 20 (SELOGIC Equation)
T20LEDL[b]	Target LED 20 Latch (Y, N)
T20LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T21_LED[b]	Target LED 21 (SELOGIC Equation)
T21LEDL[b]	Target LED 21 Latch (Y, N)
T21LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T22_LED[b]	Target LED 22 (SELOGIC Equation)
T22LEDL[b]	Target LED 22 Latch (Y, N)
T22LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T23_LED[b]	Target LED 23 (SELOGIC Equation)
T23LEDL[b]	Target LED 23 Latch (Y, N)
T23LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)
T24_LED[b]	Target LED 24 (SELOGIC Equation)
T24LEDL[b]	Target LED 24 Latch (Y, N)
T24LEDC[b]	T_LED Assert and Deassert Color (Enter 2: R,G,A,O)

[a] PB9–PB12 settings are only available on 12 pushbutton models.

[b] T17–T24 settings are only available on 12 pushbutton models.

NOTE: The specific settings available in this category for a relay depends on the features of that relay.

NOTE: In some relays, rather than picking from a list of screens, as shown here, there is a freeform settings block in which you can list the screens you want in the order you want them displayed.

Table 12.31 Selectable Screens for the Front Panel

Label	Prompt	Default Value
SCROLD	Front-Panel Display Update Rate (OFF, 1–15 sec)	5
ONELINE	One-Line Bay Control Diagram (Y,N)	Y
RMS_V	RMS Line Voltage Screen (Y,N)	N
RMS_I	RMS Line Current Screen (Y,N)	Y
RMS_VPP	RMS Line Voltage Phase to Phase Screen (Y,N)	N
RMS_W	RMS Active Power Screen (Y,N)	N
FUNDVAR	Fundamental Reactive Power Screen (Y,N)	N
RMS_VA	RMS Apparent Power Screen (Y,N)	N
RMS_PF	RMS Power Factor Screen (Y,N)	N
RMS_BK1	RMS Breaker 1 Currents Screen (Y,N)	N
RMS_BK2	RMS Breaker 2 Currents Screen (Y,N)	N
STA_BAT	Station Battery Screen (Y,N)	N
FUND_VI	Fundamental Voltage and Current Screen (Y,N)	Y
FUNDSEQ	Fundamental Sequence Quantities Screen (Y,N)	N
FUND_BK	Fundamental Breaker Currents Screen (Y,N)	N
DIFF_L	Differential Metering Local Currents Screen (Y,N)	Y
DIFF_T	Differential Metering Total Currents Screen (Y,N)	Y
DIFF	Differential Metering (Y,N)	Y
ZONECFG	Terminals Associated with Zones (Y,N)	Y

Table 12.32 Selectable Operator Pushbuttons

Label	Prompt	Default Value
PB1_HMI	Pushbutton 1 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB2_HMI	Pushbutton 2 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB3_HMI	Pushbutton 3 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB4_HMI	Pushbutton 4 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB5_HMI	Pushbutton 5 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB6_HMI	Pushbutton 6 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB7_HMI	Pushbutton 7 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB8_HMI	Pushbutton 8 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB9_HMI[c]	Pushbutton 9 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB10HMI[c]	Pushbutton 10 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB11HMI[c]	Pushbutton 11 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF
PB12HMI[c]	Pushbutton 12 HMI Screen (OFF,AP,DP,EVE,SER)[a, b]	OFF

[a] PB*n*_HMI can only be set to DP if a valid display point has been set.

[b] Each instance (AP, DP, EVE, SER) can only be set to a single operator pushbutton.
OFF = No HMI Pushbutton Operation
AP = Alarm Points
DP = Display Points
EVE = Event Summaries
SER = SER HMI Display

[c] PB9–PB12 settings are only available on 12-pushbutton models.

Table 12.33 Front-Panel Event Display

Label	Prompt	Default Value
DISP_ER	Enable HMI Auto Display of Events Summaries (Y,N)	Y
TYPE_ER	Types of Events for HMI Auto Display (ALL,TRIP)[a]	ALL
NUM_ER	Operator Pushbutton Events to Display (1–100)[b]	10[c]

[a] Setting is only available if DISP_ER := Y.
[b] Setting is only available if an operator pushbutton has been set to EVE.
[c] Some relays default NUM_ER to 3.

Boolean display points are selected by using freeform settings fields. Two types of display points can be entered: Boolean and analog. For Boolean display points, the entry syntax is:

Bit name, "Label", "Set String", "Clear String", Text Size"

For an analog display point, the syntax is:

Analog name, "User Text and Formatting", "Text Size"

See the Front-Panel Operations section for more information on configuring display points.

Local control bits are configured by using the Local Control category. This is a freeform category. Each entry has the following syntax:

Local bit name, "Label", "Set State", "Clear State", Pulse enable

See *Local Control on page 4.20* for more information on configuring local control bits.

Table 12.34 Local Bit SELOGIC[a]

Label	Prompt	Default Value
LB_SPmm	Local Bit Supervision (SELOGIC Equation, NA)	1
LB_DPmm	Local Bit Status Display (SELOGIC Equation, NA)	LBmm

[a] Settings in Table *Table 12.34* appear if the associated local bit is defined. If no local bits are defined, the whole category is hidden.

Table 12.35 SER Parameters

Label	Prompt	Default Value
SER_PP	Five Events per SER Events page? (Y for 5, N for 3)	N

Alias Settings

Although SEL-400 series relays provide extensive programming facilities and opportunity for comments, troubleshooting customized programs is sometimes difficult. Aliases provide an opportunity to assign more meaningful names to the generic variable names to improve the readability of the program. These aliases can be used in settings and SELOGIC equations and are used in most relay reports. Assign a valid seven-character alias name to any Relay Word bit or any Analog Quantity. (Some SEL-400 series relays support aliasing additional types of data.)

Invalid alias names include the following keywords used by settings and SELOGIC control equations:

- END
- INSERT
- DELETE
- LIST
- NA
- OFF

SELOGIC control equation operators (e.g., NOT, AND, OR, COS) cannot be used as alias names. A quantity may only be assigned one alias. An alias cannot match an existing Relay Word or analog quantity name.

Alias names are valid when the following are true:

- They consist of a maximum of seven characters.
- They are constructed using characters 0–9, uppercase A–Z, or the underscore (_).

For example, the default name for contact output OUT101 is OUT101. You could change the default name to an alias, BK1_TR, for example.

Alias settings consists of a single freeform settings category. As many as 200 aliases may be assigned. The default alias configuration is relay-specific. See the relay instruction manual for the default aliases. *Figure 12.2* shows an example that uses the **SET T** command to set two aliases.

```
=>>SET T <Enter>
Alias
Relay Aliases
(RW Bit or Analog Qty. 7 Character Alias [0-9 A-Z _])

1: EN,"RLY_EN"
? <Enter>
2:
?  OUT101, BK1_TR
3:
? END <Enter>

Alias
Relay Aliases
(RW Bit or Analog Qty. 7 Character Alias [0-9 A-Z _])
1: EN,"RLY_EN"
2: OUT101,"BK1_TR"
.
.
.
Save settings (Y,N)  ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved

=>>
```

Figure 12.2 Changing a Default Name to an Alias

Protection Freeform SELOGIC Control Equations

Protection freeform SELOGIC control equations are in Classes 1 through 6 corresponding to settings Groups 1 through Group 6 (see *Multiple Setting Groups on page 12.4*).

As many as 250 lines of freeform equations may be entered in each of six settings groups, although the actual maximum capacity may be less. See *SELOGIC Control Equation Capacity on page 13.5* for more information. The default configuration of the protection SELOGIC control equations is relay-specific. See the product-specific instruction manual to see the defaults.

Automation Freeform SELOGIC Control Equations

Automation freeform SELOGIC control equations are in Blocks 1 through 10.

NOTE: Some versions of some SEL-400 series relays have only one automation setting block with a capacity of 100 lines of automation freeform SELOGIC control equations.

SEL-400 series relays do not contain any automation freeform SELOGIC settings in the factory-default settings.

The relay has a capacity of 100 lines of automation freeform SELOGIC control equations in each of 10 automation setting blocks. See *SELOGIC Control Equation Capacity on page 13.5* for more information.

Output Settings

Table 12.36 Output Settings Categories

Settings	Reference
Main Board	
Interface Board #1	
Interface Board #2	
Interface Board #3	
Interface Board #4	
Remote Analog Outputs	*Table 12.37*
MIRRORED BITS Transmit Equations	*Table 12.38*
87L Communications Bits[a]	*Table 12.39*

[a] Only available in products that support 87L communication.

The Main Board output settings consists of SELOGIC control equations OUT101–OUT108. The defaults are relay-specific; see the relay-specific instruction manual to see the defaults. Some SEL-400 series relays do not have any main board outputs, in which case this category is not available.

NOTE: In TiDL relays, Interface Boards 2–4 are always considered to be available. Depending on the Axion modules connected, these outputs may or may not be physically present.

The Interface Board output settings consists of SELOGIC control equations OUT*x*01–OUT*x*16 where *x* = 2–5, corresponding to Interface Boards 1 to 4. The category for any interface board is only available if the interface board is installed. The defaults are relay-specific; see the relay-specific instruction manual to see the defaults.

Make *Table 12.37* settings if an Ethernet card is present and IEC 61850 is ordered.

Table 12.37 Remote Analog Outputs

Label	Prompt	Default Value
RAO01	Remote Analog Output 01 (SELOGIC)	NA
•	•	•
•	•	•
•	•	•
RAO64	Remote Analog Output 64 (SELOGIC)	NA

Table 12.38 MIRRORED BITS Transmit Equations

Label	Prompt	Default Value
TMB1A	Mirrored Bit 1 Channel A Equation (SELOGIC)	NA
•	•	•
•	•	•
•	•	•
TMB8A	Mirrored Bit 8 Channel A Equation (SELOGIC)	NA
TMB1B	Mirrored Bit 1 Channel B Equation (SELOGIC)	NA
•	•	•
•	•	•
•	•	•
TMB8B	Mirrored Bit 8 Channel B Equation (SELOGIC)	NA

NOTE: This category is only available in relays that support 87L communications.

Table 12.39 87L Communications Bits

Label[a, b]	Prompt	Default Value
87T*x*P1	Serial Comm. Transmit Bit *x* Port 1 (SELOGIC)	NA
87T*x*P2	Serial Comm. Transmit Bit *x* Port 2 (SELOGIC)	NA
87T*nn*E	Ethernet Comm. Transmit Bit *nn* (SELOGIC)	NA

[a] *x* = 1–8. These settings are hidden when E87CH = N or 2E or 3E or 4E. Also hidden if there is no serial communications card installed.

[b] *nn* = 01–32. These settings are visible when E87CH = 2E, 3E, or 4E, and are hidden in all other cases.

Report Settings

Table 12.40 Report Settings Categories

Settings	Reference
SER Chatter Criteria	*Table 12.41*
SER Points	
Signal Profile	*Table 12.42*
Event Reporting	*Table 12.43*
Event Reporting Analog Quantities	
Event Reporting Digital Elements	

Table 12.41 SER Chatter Criteria

Label	Prompt	Default Value
ESERDEL	Automatic Removal of Chattering SER Points (Y, N)	N
SRDLCNT[a]	Number of Counts Before Auto-Removal (2–20)	5
SRDLTIM[a]	Time for Auto-Removal (0.1–30 seconds)	1.0

[a] Setting is only available if ESERDEL := Y.

The SER Points category is a freeform category for listing points to record in the SER. Each point can be given a reporting name, a set state name, and a clear state name. You can also indicate whether or not to make this point visible as an alarm point on the front-panel LCD. The syntax for entry is:

> Relay Word Bit Label, "Reporting Name", "Set State Name", "Clear State Name", HMI Alarm Indication

Each of the names may consist of any printable ASCII character. The HMI alarm condition is a Y/N choice. By default, there are no SER points configured.

The signal profile settings category consists of a freeform block for selecting analog quantities to include in the signal profile followed by the settings described in *Table 12.42*. Any of the analog quantities listed in *Section 12:Analog Quantities* in the product-specific instruction manual may be selected. As many as 20 analog quantities can be included in the signal profile.

Table 12.42 Signal Profile

Label	Prompt	Default Value
SPAR	Signal Profile Acq. Rate (1,5,15,30,60 min)	5
SPEN	Signal Profile Enable (SELOGIC Eqn.)	0

Table 12.43 Event Reporting

Label	Prompt	Default Value
ERDIG	Store Selected (S) or All (A) Relay Word Bits	S
SRATE	Sample Rate of Event Report (1, 2, 4, 8 kHz)	2
LER[a]	Length of Event Report (0.25–3.00 seconds); SRATE := 8	0.50
PRE[b]	Length of Pre-Fault (0.05–0.25 seconds); SRATE := 8	0.10
LER[a]	Length of Event Report (0.25–6.00 seconds); SRATE := 4	0.50
PRE[b]	Length of Pre-Fault (0.05–0.25 seconds); SRATE := 4	0.10
LER[a]	Length of Event Report (0.25–12.00[c] seconds); SRATE := 2	0.50
PRE[b]	Length of Pre-Fault (0.05–0.25 seconds); SRATE := 2	0.10
LER[a]	Length of Event Report (0.25–24.00[d] seconds); SRATE := 1	0.50
PRE[b]	Length of Pre-Fault (0.05–0.25 seconds); SRATE := 1	0.10

[a] The upper end of the range is reduced by a factor of 4 if ERDIG is set to A.
[b] The upper limit for PRE is the set LER minus 0.05 s.
[c] In the SEL-411L, the upper bound is 9.00 s.
[d] In the SEL-411L, the upper bound is 12.00 s.

The Event Report Analog Quantities category is a freeform category in which you can select as many as 20 analog quantities to report in the relay event reports. By default, no analog quantities are configured.

The Event Reporting Digital Elements category is a freeform settings area in which as many as 800 Relay Words from as many as 100 Relay Word bit rows may be selected. See the product-specific instruction manual for the default configuration. The 100 row limit includes the base set of Relay Word bits always included in oscillography and event reports as described in *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual.

Notes Settings

Avoid losing important information about the relay. Use the Notes settings like a text pad to leave notes about the relay in the Notes area of the relay. Notes entries are in a single block of 100 lines. By default, there is no text stored in the Notes settings.

This page intentionally left blank

SECTION 13

SELOGIC Control Equation Programming

This section describes use of SELOGIC control equations and programming to customize relay operation and automate substations. This section covers the following topics:

- *Separation of Protection and Automation Areas on page 13.1*
- *SELOGIC Control Equation Setting Structure on page 13.2*
- *SELOGIC Control Equation Capacity on page 13.5*
- *SELOGIC Control Equation Programming on page 13.6*
- *SELOGIC Control Equation Elements on page 13.9*
- *SELOGIC Control Equation Operators on page 13.24*
- *Effective Programming on page 13.34*
- *SEL-311 and SEL-351 Series Users on page 13.36*

Separation of Protection and Automation Areas

SEL-400 series relays act as protective relays and as smart nodes in distributed substation automation. The relay collects data, coordinates inputs from many interfaces, and automatically controls substation equipment. The relay performs protection and automation functions but keeps programming of these functions separate. For example, someone modifying or testing a capacitor bank control system or station restoration system created in automation programming should not be able to corrupt programming for protection tasks. Similarly, extended protection algorithms must operate at protection speeds unaffected by the volume of automation programming.

SEL-400 series relays contain several separate programming areas discussed in SELOGIC Control Equation Setting Structure. Separate access levels and passwords control access to each programming area and help eliminate accidental programming changes. For example, use Access Level P to modify protection configuration and protection freeform SELOGIC control equation programming and Access Level A to access automation programming. If you want unlimited access to both automation and protection configuration and programming, use Access Level 2.

NOTE: If you want unlimited access to both automation and protection configuration and programming, log in to Access Level 2.

Protection and automation areas must interact and exchange information. Protection and automation interact and exchange information through separate storage areas (variables) for results of automation and protection programming. The relay combines the results in the output settings that drive relay outputs to control substation equipment. Separation of protection and automation storage areas is illustrated in *Figure 13.1*.




Figure 13.1 Protection and Automation Separation

Figure 13.1 illustrates how the SEL-400 series relays keep protection and automation programming separate while still exchanging information. The arrows indicate data flow between components. The Relay Word Bits and Analog Quantities are visible to protection, automation, and output programming. Protection programming uses the Relay Word Bits, Analog Quantities, Protection Variables, and Automation Variables as inputs, but only writes and stores information to the Protection Variables. Similarly, automation programming uses data from all parts of the relay, but only stores data in the Automation Variables.

The Output SELOGIC control equation settings use the Relay Word Bits, Analog Quantities, Protection Variables, and Automation Variables to control outputs and other information leaving the relay. Use the output settings to create a custom combination of the results of protection and automation operations. For example, an OR operation will activate an output when protection or automation programming results necessitate activating the output. You can use more complicated logic to supervise control of the output with other external and internal information. For example, use a command from the SCADA master to supervise automated control of a motor-operated disconnect in the substation.

SELOGIC Control Equation Setting Structure

SEL-400 series relays use SELOGIC control equations in three major areas. First, you can customize protection operations with SELOGIC control equation settings and freeform programming. Second, there is a freeform programming area for more sophisticated automation SELOGIC control equation programming. Third, there is a fixed area for relay output programming. The SELOGIC control equation programming areas are shown in *Figure 13.2*. There are also a small number of fixed SELOGIC control equations in other settings areas including front-panel settings that allow you to customize relay features not directly related to protection or automation.

NOTE: Some versions of some SEL-400 series relays only support one block of Automation SELOGIC Control Equations.




Figure 13.2 SELOGIC Control Equation Programming Areas

Protection

Protection SELOGIC control equation programming includes a fixed area and a freeform area. You can configure many protection settings within the relay (for example TR) with fixed SELOGIC control equation programming. Use these settings to control protection operation and customize relay operation. The programming and operation of fixed SELOGIC control equations in this area is very similar to programming in SEL-300 series relays.

There is a freeform SELOGIC control equation programming area associated with protection. Because this area operates at the protection processing interval along with protection algorithms and outputs, use this area to extend and customize protection operation. Protection freeform SELOGIC control equation programming includes a complete set of timers, counters, and variables.

For all protection settings, including protection SELOGIC control equation programming, there are six groups of settings that you activate with the protection settings group selection. Only one group is active at a time. When you switch groups, for example, you can activate completely different programming that corresponds to the conditions indicated by the active group. See *Multiple Setting Groups on page 12.4* for more information.

If you want the programming to operate identically in all groups, develop the settings in one group and copy these to all groups. You can copy settings by using the **COPY** command documented in *COPY on page 14.25*. You can also perform cut-and-paste operations in the ACSELERATOR QuickSet SEL-5030 software.

NOTE: Perform operations that are not time critical in automation SELOGIC control equation programming. You can use this automation to reduce the demand and complexity of protection SELOGIC control equation programming.

All of the SELOGIC control equation programming in the protection area executes at the same deterministic interval as the protection algorithms. Because of this type of programming execution, you can use protection freeform and fixed programming to extend and customize protection operation.

Automation

Automation SELOGIC control equation programming is a large freeform programming area that provides as many as ten blocks. The relay executes each block sequentially from the first block to the last. You do not need to fill a block completely or enter any equations in a block before starting to write SELOGIC control equations in the following blocks.

SEL-400 series relays dedicate a minimum processing time when executing automation SELOGIC control equations. If the processing load is light, the relay uses more processing time for executing automation programming. This means that the overall execution time fluctuates. You can display the average and peak execution time with the **STATUS S** ASCII command. Use the **STATUS SC** command to reset the peak execution time.

NOTE: Organize automation SELOGIC control equation programming into blocks based on function. It is easier to edit and troubleshoot small partially filled blocks that contain related programming.

Use automation SELOGIC control equation programming to automate tasks that do not require time-critical, deterministic execution. For example, if you are coordinating control inputs from a substation HMI and SCADA master, use automation freeform SELOGIC control equations and set the output contact setting to the automation SELOGIC control equation variable that contains the result.

Perform time-critical tasks with protection freeform SELOGIC control equations. For example, if you require a SELOGIC control equation for TR (trip) that contains more than 15 elements, you must perform that calculation in several steps. Because detection of a TR condition is a time-critical activity, perform the calculation with protection freeform SELOGIC control equations and set TR to the protection SELOGIC control equation variable that contains the result.

Because automation runs at a slower rate than protection, you must be careful when using protection bits within automation equations. Protection bits can assert and deassert again too fast for automation equations to consistently see them. Therefore, you may need to hold protection bits asserted for a second, by using conditioning timers, before using them in SELOGIC equations.

Outputs

To provide protection and automation area separation, the output settings are in a fixed SELOGIC control equation area separate from protection and automation programming. You can take advantage of this separation to combine protection and automation in a manner that best fits your application. Outputs include the relay control outputs, outgoing MIRRORED BITS points, and remote analog outputs. The relay executes output logic and processes outputs at the protection processing interval.

SELOGIC Control Equation Capacity

SELOGIC control equation capacity is a measure of how much remaining space you have available for programming. In both protection and automation, SELOGIC control equation capacity includes execution capacity and settings storage capacity.

The relay will reject any setting that exceeds the available settings storage capacity and execution capacity. You can then accept the previous settings you have entered and examine your settings.

Protection

SEL-400 series relays typically provide storage space for as many as 250 lines of protection freeform programming. See the product-specific instruction manual for the number of lines limit for any specific product. Because the relay executes protection fixed and freeform logic at a deterministic interval, there is a limit to the amount of SELOGIC control equation programming that the relay can execute. The relay calculates total capacity in terms of settings capacity and execution capacity.

NOTE: The SEL-487B supports 100 lines of protection freeform programming.

Rather than limit parameters to guarantee that your application not exceed the maximum processing requirements, the relay measures and calculates the available capacity when you enter SELOGIC control equations. The relay will not allow you to enter programming that will cause the relay to be unable to complete all protection SELOGIC control equations each protection processing interval.

There are six protection settings groups. Only one protection settings group can be active. When a protection settings group is active, the relay executes SELOGIC control equations in the Global Settings, Protection Group Settings, Protection Freeform Settings, Output Settings, and several other settings areas. The relay calculates protection capacities based on the total amount of SELOGIC control equation programming executed when the protection settings group is active. Use the **STATUS S** command to display the remaining settings capacity and execution capacity for protection fixed and freeform logic.

Automation

SEL-400 series relays provide storage space for as many as 10 blocks of as many as 100 lines of automation freeform programming each. Use the **STATUS S** command to display the remaining settings capacity and execution capacity for automation freeform logic.

There is a maximum execution capacity and settings storage capacity. If you enter a setting that exceeds maximum capacity, the relay will reject the setting. You will have the opportunity to reenter the setting or save any other settings you entered during that session.

SELOGIC Control Equation Programming

There are two major areas where SEL-400 series relays use SELOGIC control equations. First, fixed SELOGIC control equations define the operation of fixed protection elements or outputs. As with SEL-300 series relay programming, protection programming and outputs use fixed SELOGIC control equations. Second, you can use freeform SELOGIC control equations for freeform programming that includes mathematical operations, custom logic execution order, extended relay customization, and automated operation.

Fixed SELOGIC Control Equations

Fixed result SELOGIC control equations are equations in which the left side (result storage location), or LVALUE, is fixed. Programming in SEL-300 series relays consists of all fixed SELOGIC control equations. Fixed equations include protection and output settings that you set with SELOGIC control equations.

Fixed SELOGIC control equations are Boolean equations. Fixed result control equations can be as simple as a single element reference (for example PSV01) or can include a complex equation. An example of fixed programming is shown in *Example 13.1*.

Example 13.1 Fixed SELOGIC Control Equations

The following equations are examples of fixed SELOGIC control equations for relay Output OUT101. The text after the # character is a comment included in the equation and stored in the relay for future reference and documentation.

OUT101 := **1** # Turn on OUT101

OUT101 := **NA** # Do not evaluate an equation for OUT101

OUT101 := **OUT102 AND RB02** # Turn on OUT101 if OUT102 and RB02 are on

Fixed SELOGIC control equations include expressions that evaluate to a Boolean value, True or False, represented by a logical 1 or logical 0.

OUT101 := **PSV04** # Turn on OUT101 if protection PSV04 is on

More complex programming in the freeform area controls OUT101. The result of the freeform programming is available as an element in a fixed equation.

OUT101 := **AMV003 > 5** # Turn on OUT101 if AMV003 is greater than 5

While you cannot perform mathematical operations in fixed programming, you can perform comparisons on the results of mathematical operations performed elsewhere.

Freeform SELOGIC Control Equations

Freeform SELOGIC control equations provide advanced relay customization and automation programming. There are freeform SELOGIC control equation programming areas used for protection and automation. You can use freeform SELOGIC control equation programming to enter program steps sequentially so that the relay will perform steps in the order that you specify. You can refer to storage locations multiple times and build up intermediate results in successive

equations. You can also enter entire line comments to help document programming. Mathematical operations are available only in freeform SELOGIC control equation programming areas. An example of freeform SELOGIC control equation programming is shown in *Example 13.2*.

Example 13.2 Freeform SELOGIC Control Equations

The following equations are examples of freeform SELOGIC control equations. The text after the # character is a comment included in the equation and stored in the relay for future reference and documentation.

```
# Freeform equation example programming
#
# Is 80% of A-Phase fundamental voltage greater than 12kV?
PMV01 := VAFM * 0.8 # 80% of A-Phase fundamental voltage
PSV04 := PMV01 >= 12000 # True if A-Phase fundamental voltage
is greater than or equal to 12000
```

Use comments to group settings in the freeform SELOGIC control equations by task and to document individual equations. In this example, an intermediate calculation generates the value we want to test to determine if PSV04 will be turned on.

Assignment Statements

Both fixed and freeform SELOGIC control equations are a basic type of computer programming statement called an assignment statement. Assignment statements have a basic structure similar to that shown below:

```
LVALUE := Expression
```

Starting at the left, the LVALUE is the location where the result of an evaluation of the expression on the right will be stored. The := symbol marks the statement as an assignment statement and provides a delimiter or separator between the LVALUE and the expression. Type the := symbol as a colon and equal sign. The assignment symbol is different than a single equal sign (=) to avoid confusion with a logical comparison between two values. The type of LVALUE must match the result of evaluating the expression on the right.

There are two basic types of assignment statements that form SELOGIC control equations. In the first type, Boolean SELOGIC control equations, the relay evaluates the expression on the right to a result that is a logical 1 or a logical 0. The LVALUE must be some type of Boolean storage location or setting that requires a Boolean value. For example, the setting for the Protection Conditioning Timer 7 Input, PCT07IN, requires a value of 0 or 1, which you set with a Boolean SELOGIC control equation.

The second type is a math SELOGIC control equation. Use the math SELOGIC control equation to perform numerical calculations on data in the relay. For example, in protection freeform programming in an SEL-451, enter AMV034 := 5 * BK1IAFM to store the product of 5 and the Circuit Breaker 1 A-Phase current in automation math variable 34. *Example 13.3* lists several examples of Boolean and math SELOGIC control equations.

Example 13.3 Boolean and Math SELOGIC Control Equations

The equations below are examples of Boolean SELOGIC control equations.

```
# Example Boolean SELOGIC control equations
PSV01 := IN101 # Store the value of IN101 in PSV01
PSV02 := IN101 AND RB03 # Store result of logical AND in PSV02
PST01IN := IN104 # Use IN104 as the input value for PST01
PSV03 := PMV33 >= 7 # Set PSV03 when PMV33 greater than or equal to 7
```

The lines below are examples of math SELOGIC control equations.

```
# Example math SELOGIC control equations
PMV01 := 5 # Store the constant 5 in PMV01
PMV02 := 0.5 * VAFM # Store the product of A-Phase voltage and 0.5 in PMV02
```

Comments

Include comment statements in SELOGIC control equations to help document SELOGIC control equation programming. The relay provides the following two type of comments:

- in-line comments: (*comment*)
- end-of-line comments: #xxx

Example of in-line comment:

```
PCT01IN := (*this is an in-line comment*) PMV04 (*this is an in-line comment *)
```

Example of end-of-line comment:

```
PCT01IN := 10 # this is an end-of-line comment
```

If you begin a SELOGIC control equation with an end-of-line comment character, then the entire line is a comment.

NOTE: During troubleshooting or testing, reenter a line and insert the comment character to disable it. Enter the line without the comment character to enable the line later when you want it to be executed.

Comments are a powerful documentation tool for helping both you and others understand the intent of programming and configuration of the settings. You can use comments liberally; comments do not reduce SELOGIC control equation execution capacity.

SELOGIC Control Equation Elements

SELOGIC control equation elements are a collection of storage locations, timers, and counters that you can use to customize the operation of your relay and to automate substation operation. The elements that you can use in SELOGIC control equations are summarized in *Table 13.1*. The specific number of the various types of elements varies between SEL-400 series relays. See the product-specific instruction manual to determine the number of each type of element in that relay.

Table 13.1 Summary of SELOGIC Control Equation Elements

Element	Description
Relay Word bits	Boolean value data
Analog quantities	Received, measured, and calculated values
Special condition bits	Bits that indicate special SELOGIC control equation execution conditions
SELOGIC control equation variables	Storage locations for the results of Boolean SELOGIC control equations
SELOGIC control equation math variables	Storage locations for the results of math SELOGIC control equations
Latch bits	Nonvolatile storage for the results of Boolean SELOGIC control equations
Conditioning timers	Pickup and dropout style timers similar to those used in SEL-300 series relays
Sequencing timers	On-delay timers similar to those used in programmable logic controllers
Counters	Counters that count rising edges of Boolean value inputs

Relay Word Bits and Analog Quantities

Data within the relay are available for use in SELOGIC control equations. Relay Word bits are binary data that include protection elements, input status, and output status. See *Section 11: Relay Word Bits* in each product-specific instruction manual to view a list of Relay Word bits available within that relay. Analog quantities are analog values within the relay including measured and calculated values. *Section 12: Analog Quantities* in each product-specific instruction manual contains a list of analog quantities available within the relay.

Special Condition Bits

Several Relay Word bits are available for special conditions related to SELOGIC control equation programming in the relay. You can use these bits in SELOGIC control equation programming to react to these conditions. You can also send these bits to other devices through relay interfaces including MIRRORED BITS communications and DNP3. The special condition bits are shown in *Table 13.2*

The relay sets the first execution bits AFRTEXA, AFRTEXP, and PFRTEX momentarily to allow you to detect changes in the relay operation. The relay sets these bits and clears them as described in *Table 13.2*, *Table 13.3*, and *Table 13.4*. You can use these bits to force logic and calculations to reset or take a known state on power-up or settings change operations.

Table 13.2 First Execution Bit Operation on Power-Up

Name	Description
AFRTEXA	Relay sets on power-up and clears after each automation programming block has been executed once.
AFRTEXP	Relay sets on power-up. Relay clears after it enables protection and all automation programming blocks have been executed once.
PFRTEX	Relay sets on startup. Relay clears after protection runs for 1 cycle.

Table 13.3 First Execution Bit Operation on Automation Settings Change

Name	Description
AFRTEXA	Relay sets on settings change and clears after each automation programming block has been executed once.
AFRTEXP	Relay sets on settings change. Relay clears after it enables protection and all automation programming blocks have been executed once.
PFRTEX	Relay sets on settings change. Relay clears after protection runs for 1 cycle.

Table 13.4 First Execution Bit Operation on Protection Settings Change, Group Switch, and Source Selection

Name	Description
AFRTEXA	Relay does not set.
AFRTEXP	Relay sets when listed event occurs. Relay clears after it enables protection and all automation programming blocks have been executed once.
PFRTEX	Relay sets when listed event occurs. Relay clears after protection runs for 1 cycle.

SELOGIC Control Equation Variables

There are two types of SELOGIC control equation variables: Boolean and math.

SELOGIC Control Equation Boolean Variables

SELOGIC control equation Boolean variables are binary storage locations. Each variable equals either logical 1 or logical 0. This manual refers to these variables and the relay displays these as 1 and 0, respectively. Think also of the states 1 and 0 as True and False, respectively, when you evaluate Boolean logic statements. The quantities of SELOGIC control equation Boolean variables available in the different programming areas are listed in *Table 13.5*.

Table 13.5 SELOGIC Control Equation Boolean Variable Quantities

Type	Typical Quantity	Name Range
Protection SELOGIC control equation Boolean variables	64	PSV01–PSV64
Automation SELOGIC control equation Boolean variables	256	ASV001–ASV256

Use the SELOGIC control equation Boolean variables in freeform logic statements in any order you want. Use a SELOGIC control equation Boolean variable more than once in freeform logic programming, and use SELOGIC control equation Boolean variables as arguments in SELOGIC control equations. *Example 13.4* illustrates SELOGIC control equation variable usage. You can view the status of individual control equation Boolean bits in the Relay Word using the **TARGET**

command. Use the **TAR PSV*nn*** command or the **TAR ASV*nnn*** command to view the Relay Word row containing the protection or automation Boolean bit specified by the number *nn*. You can also view the status of Boolean bits through the relay LCD front-panel display by selecting RELAY ELEMENTS from the Main Menu and scrolling through the rows of Relay Word bits.

Example 13.4 SELOGIC Control Equation Boolean Variables

The equations below show freeform SELOGIC control equation programming examples that use SELOGIC control equation Boolean variables. Each line has a comment after the # that provides additional detail.

PSV01 := **1** # Set PSV01 to 1 always

PSV09 := **PSV54 AND ASV005** # Set to result of Boolean AND

PSV02 := **PMV05 > 5** # Set if PMV05 is greater than 5

You can use SELOGIC control equation variables more than once in freeform programming. The SELOGIC control equations below use ASV100 and ASV101 to calculate intermediate results.

Remote control 1

ASV100 := **RB14 AND ALT01** # Supervise remote control with ALT01

ASV101 := **RB15 AND PLT07** # Supervise remote control with PLT07

ASV201 := **ASV100 OR ASV101** # Store desired control in ASV201

Remote control 2

ASV100 := **RB18 AND ALT09** # Supervise remote control with ALT09

ASV101 := **RB19 AND PLT13** # Supervise remote control with PLT13

ASV202 := **ASV100 OR ASV101** # Store desired control in ASV202

SELOGIC Control Equation Math Variables

SELOGIC control equation math variables are math calculation storage results. As with protection and automation SELOGIC control equation Boolean variables, there are separate storage areas for protection and automation math calculations. The quantities of SELOGIC control equation math variables available in the SEL-400 series relays are shown in *Table 13.6*.

Table 13.6 SELOGIC Control Equation Math Variable Quantities

Type	Typical Quantity	Name Range
Protection SELOGIC control equation math variables	64	PMV01–PMV64
Automation SELOGIC control equation math variables	256	AMV001–AMV256

Use math variables in freeform programming to store the results of math calculations as arguments in math calculations and comparisons. *Example 13.5* illustrates SELOGIC control equation math variable usage. You can view the results of protection and automation math variables by using the **METER** command. Use the **MET PMV** command to see all protection math variable results (PMV01–PMV64). Similarly, use the **MET AMV** command to see all automation math variable results (AMV001–AMV256).

Example 13.5 SELOGIC Control Equation Math Variables

The equations below show freeform SELOGIC control equation programming examples that use SELOGIC control equation math variables by using analog quantities available in the SEL-421. Each line has a comment after the # that provides additional description.

PMV01 := **378.62** # Store 387.62 in PMV01

PMV09 := **5 + VAFM** # Store sum of 5 and A-Phase voltage in kV in PMV09

You can use SELOGIC control equation math variables more than once in freeform programming. Use AMV010 in the following SELOGIC control equations to calculate intermediate results.

```
# Determine if any phase voltage is greater than 13 kV
# A-Phase
AMV010 := VAFIM/1000 # VA in kV
ASV010 := AMV010 > 13 # Set if greater than 13 kV
# B-Phase
AMV010 := VBFIM/1000 # VB in kV
ASV011 := AMV010 > 13 # Set if greater than 13 kV
# C-Phase
AMV010 := VCFIM/1000 # VC in kV
ASV012 := AMV010 > 13 # Set if greater than 13 kV
# Combine phase results
ASV013 := ASV010 OR ASV011 OR ASV012
```

Latch Bits

Latch bits are nonvolatile storage locations for Boolean information. Latch bits are in several settings areas of the relay, as shown in *Table 13.7*. Latch bits have two input parameters, Reset and Set, and one Latched Value, as shown in *Table 13.8*.

Table 13.7 Latch Bit Quantities

Type	Typical Quantity	Name Range
Protection freeform latch bits	32	PLT01–PLT32
Automation latch bits	32	ALT01–ALT32

Table 13.8 Latch Bit Parameters

Type	Item	Description	Setting	Name Examples
Input	Reset	Reset latch when on	Boolean SELOGIC control equation	PLT01R ALT01R
Input	Set	Set latch when on	Boolean SELOGIC control equation	PLT01S ALT01S
Output	Latched Value	Latched Value of 0 or 1	Value for use in Boolean SELOGIC control equations	PLT01 ALT24

Latch bits provide nonvolatile storage of binary information. A latch can have the value of logical 0 or logical 1. Latch bits also retain their state through changes in the active protection settings group. Because storage of latch bits is in nonvolatile memory, the state of latch bits remains unchanged indefinitely, even when power is lost to the relay.

As with logic latches used in digital electronics, each latch bit has a Set input and a Reset input. The relay evaluates the latch bit value at the end of each logic processing interval by using the values for Set and Reset calculated during the processing interval. Latch bits are reset dominant. If the Set and Reset inputs are both asserted, the relay will reset the latch.

Latch bits are available in two different programming areas of the relay. First, there are 32 latch bits, PLT01–PLT32, that are associated with protection settings. Second, there are 32 latch bits, ALT01–ALT32, available in automation freeform programming. You can view the status of individual latch bits in the Relay Word using the **TARGET** command. Use the **TAR PLT*nn*** command or the **TAR ALT*nn*** command to view the Relay Word row containing the protection or automation latch bit specified by the two-digit number, *nn*. You can also view the status of latch bits through the relay LCD front-panel display by selecting `RELAY ELEMENTS` from the Main Menu and scrolling through the rows of Relay Word bits.

Protection Latch Bits

Program the 32 latch bits, PLT01–PLT32, in the protection freeform SELOGIC control equation programming area. There is a separate protection freeform SELOGIC control equation programming area associated with each protection settings group. The latches in protection can have separate programming for Set and Reset in each protection settings group. While each protection latch value remains unchanged for a change in the active protection settings group, you can enter different Set and Reset programming for each protection settings group.

There are Set and Reset settings for each latch bit available in each group. For example, PLT01R and PLT01S are available in all six freeform settings groups and all control the same Latch Bit, PLT01. This structure allows you to either program each latch to operate in the same way for each group or behave differently based on the active protection settings group. For example, you could program the protection latch to set on IN107 when Protection Settings Group 1 is active and program the latch to set on IN106 when Protection Settings Group 2 is active. If you do not enter a setting for the Reset and Set in a protection settings group, the latch bit will remain unchanged when that protection settings group is active. *Example 13.6* illustrates protection latch bit usage.

Example 13.6 Protection Latch Bits

This example studies the factory settings for the HOT LINE TAG operator control logic in the SEL-451. Protection Latch Bit 4 (PLT04) is used as a close enable signal, which is deasserted during Hot Line Tag conditions. When the HOT LINE TAG operator control is pressed, Relay Word bit PB5_PUL pulses for one processing interval, and one of two actions will occur, depending on the previous state of PLT04:

- If PLT04 was previously asserted, the PB5_PUL is ANDed with PLT04 in the PLT04R SELOGIC equation, causing PLT04 to deassert. In this state, closing is blocked.
- If PLT04 was previously deasserted, the PB5_PUL is ANDed with NOT PLT04 in the PLT04S SELOGIC equation, causing PLT04 to assert. In this state, closing is permitted.

The settings below are duplicated in the Protection SELOGIC control equation freeform programming areas corresponding to each of six setting groups:

```
# Store HOT LINE TAG state in PLT04, controlled by front-panel pushbutton
#
PLT04S := PB5_PUL AND NOT PLT04
PLT04R := PB5_PUL AND PLT04 # HOT LINE TAG (WHEN PLT04 DEASSERTED)
#
# PLT04 defeats the RECLOSE ENABLED operator control function
PLT02R := PB2_PUL AND PLT02 OR NOT PLT04 # HOT LINE TAG DISABLES RECLOSE
```

In the factory settings for PLT04S and PLT04R, rising-edge operators are not required because Relay Word bit PB5_PUL only asserts for one processing interval. If the application required control input IN103 to set or clear the Hot Line Tag function in addition to the operator control pushbutton, the settings would look like this:

```
PLT04S := (PB5_PUL OR R_TRIG IN103) AND NOT PLT04
PLT04R := (PB5_PUL OR R_TRIG IN103) AND PLT04 # HOT LINE TAG (WHEN PLT04 DEASSERTED)
```

If the R_TRIG operators were not present, Protection Latch Bit 4 (PLT04) would oscillate whenever IN103 was asserted, and the final state after IN103 deasserts would be indeterminate. To prevent contact bounce sensed by Control Input IN103 from triggering multiple rising edges, make appropriate debounce time settings.

Protection Latch Bit 4 (PLT04) appears in the factory settings for several SELOGIC control equations in the SEL-451:

- In the Protection SELOGIC control equation freeform programming area, PLT04 defeats the RECLOSE ENABLED operator control function

  ```
  PLT02R := PB2_PUL AND PLT02 OR NOT PLT04 # HOT LINE TAG DISABLES RECLOSE
  ```

- In the front-panel settings, PB5_LED follows the inverted state of PLT04:

  ```
  PB5_LED := NOT PLT04 #HOT LINE TAG
  ```

Example 13.6 Protection Latch Bits (Continued)

- In group settings, PLT04 supervises close and reclose conditions:
  - Autoreclose enable

    E3PR1 := PLT02 **AND PLT04**
  - Autoreclose drive-to-lockout

    79DTL := NOT (PLT02 **AND PLT04**) AND (3PT OR NOT 52AA1)
  - Manual close

    BK1MCL := (CC1 OR PB7_PUL) **AND PLT04**

The above settings allow the HOT LINE TAG operator control pushbutton to enable or disable close operations in the SEL-451. Any changes to these factory settings should be carefully designed and tested to ensure proper operation.

Evaluation of the latch bit value occurs at the end of the protection SELOGIC control equation execution cycle. The values evaluated for Reset (PLT*nn*R) and Set (PLT*nn*S) during SELOGIC control equation execution remain unchanged until after the evaluation of all SELOGIC control equations, when the relay evaluates the latch bit value (PLT*nn*). For example, if you have multiple SELOGIC control equations for set, the last equation in the protection freeform area dominates, and the relay uses this equation to evaluate the latch.

Automation Latch Bits

The automation latch bits, ALT01–ALT32, are available in automation freeform settings. Write freeform SELOGIC control equations to set and reset these bits. As with protection latch bits, the relay stores automation latch bits in nonvolatile memory and preserves these through a relay power cycle and group change operations. With protection latch bits, you can implement Set and Reset programming for each protection settings group. Automation SELOGIC control equation programming, however, has only one programming area active for all protection settings groups.

The relay evaluates the latch bit value at the end of the automation freeform SELOGIC control equation execution cycle. The values for Reset (ALT*nn*R) and Set (ALT*nn*S) remain unchanged until evaluation of all SELOGIC control equations, when the relay evaluates the latch (ALT*nn*). For example, if you have multiple SELOGIC control equations for set, the last equation in the automation freeform area dominates, and the relay uses this equation to evaluate the latch.

Conditioning Timers

NOTE: Only the SEL-487E-3, -4 supports automation conditioning timers.

Use conditioning timers to condition Boolean values. Conditioning timers either stretch incoming pulses or allow you to require that an input take a state for a certain period before reacting to the new state. Conditioning timers are available in the protection freeform area and automation freeform area, as shown in *Table 13.9*. Conditioning timers have the three input parameters and one output shown in *Table 13.10*.

NOTE: Times for protection timers must not exceed 2,000,000 cycles for proper operation.

Table 13.9 Conditioning Timer Quantities

Type	Typical Quantity	Name Range
Automation freeform conditioning timers	32	ACT01–ACT32
Protection freeform conditioning timers	32	PCT01–PCT32

Table 13.10 Conditioning Timer Parameters

Type	Item	Description	Setting	Name Examples
Input	Input	Value that the relay times	Boolean SELOGIC control equation setting	PCT01IN ACT01IN
Input	Pickup Time	Time that the input must be on before the output turns on	Time value. Protection uses the relay protection logic processing interval, and automation uses seconds.	PCT01PU ACT01PU
Input	Dropout Time	Time that the output stays on after the input turns off	Time value. Protection uses the relay protection logic processing interval, and automation uses seconds.	PCT01DO ACT01DO
Output	Output	Timer output	Value for Boolean SELOGIC control equations	PCT01Q ACT01Q

A conditioning timer output turns on and becomes logical 1, after the input turns on and the Pickup Time expires. An example timing diagram for a conditioning timer, PCT01, with a Pickup Time setting greater than zero and a Dropout Time setting of zero is shown in *Figure 13.3*. In the example timing diagram, the Input, PCT01IN, turns on and the timer Output, PCT01Q, turns on after the Pickup Time, PCT01PU, expires. Because the Dropout Time setting is zero, the Output turns off when the Input turns off.




Figure 13.3 Conditioning Timer With Pickup and No Dropout Timing Diagram

If the Pickup Time is not satisfied, the timer Output never turns on, as illustrated in *Figure 13.4*. If the input reasserts again, one or more processing intervals later, the conditioning timer pickup timer begins timing again from zero.




Figure 13.4 Conditioning Timer With Pickup Not Satisfied Timing Diagram

A conditioning timer output turns off when the input turns off and the Dropout Time expires. An example timing diagram for a conditioning timer, PCT02, with a Pickup Time setting of zero and a Dropout Time setting greater than zero is shown in *Figure 13.5*. Because the Pickup Time, PCT02PU, setting is zero, the Output, PCT02Q, turns on when the Input, PCT02IN, turns on. The Output turns off after the Input turns off and the Dropout Time, PCT02DO, expires. If the input reasserts before the dropout time expires, the dropout timer resets so it begins timing again from zero when the input drops out again.




Figure 13.5 Conditioning Timer With Dropout and No Pickup Timing Diagram

Combining the features shown above, *Figure 13.6* illustrates conditioning timer operation for use of both the pickup and dropout characteristics. The Output, PCT03Q, turns on after the Input, PCT03IN, turns on and the Pickup Time, PCT03PU, expires. The Output turns off after the Input turns off and the Dropout Time, PCT03DO, expires.




Figure 13.6 Conditioning Timer With Pickup and Dropout Timing Diagram

For protection conditioning timers, set the Pickup Time and Dropout Time in cycles and fractions of a cycle (represented in decimal form). The relay processes protection conditioning timers once for each protection processing interval. The relay asserts the timer output on the first processing interval when the elapsed time exceeds the setting. In most SEL-400 series relays, the protection processing interval is 1/8 cycle (or 0.125 cycles). See the product-specific instruction manual to determine the specific processing interval. Actual settings, programming, and operation are illustrated in *Example 13.7*.

For automation conditioning timers, set the Pickup Time and Dropout Time in seconds. The relay processes automation conditioning timers once for each automation processing interval. The execution interval depends on the amount of automation programming. Determine the average automation execution interval with the **STATUS S** command.

NOTE: This example shows timer pickup and dropout settings in cycles. The SEL-400G relay uses milliseconds for these settings.

Example 13.7 Conditioning Timer Programming and Operation

This example uses protection freeform conditioning timer seven, PCT07. The freeform settings are as shown here:

PCT07PU := **5.3** # Pickup set to 5.3 cycles

PCT07D0 := **6.0** # Dropout set to 6.0 cycles

PCT07IN := **IN101** # Operate on the first input on the main board

PSV29 := **PCT07Q** # Protection SELOGIC control equation variable follows the timer output

The operation of the timer when IN101 turns on for 7 cycles is shown in the timing diagram in *Figure 13.7*. Because the pickup setting is an uneven number of protection processing intervals (1/8 cycle), the pickup occurs on the first 1/8th cycle after the Pickup Time of 5.3 cycles expires.

Example 13.7 Conditioning Timer Programming and Operation (Continued)




Figure 13.7 Conditioning Timer Timing Diagram for *Example 13.7*

In freeform programming, the relay evaluates the timer at execution of the timer Input SELOGIC control equation (PCT*nn*IN or ACT*nn*IN). The relay loads the Pickup Time (PCT*nn*PU or ACT*nn*PU) and Dropout Time (PCT*nn*DO or ACT*nn*DO) into the timer when the relay observes the appropriate edge in the input. If you enter a math expression for Pickup Time or Dropout Time, the relay uses the value calculated before the Input SELOGIC control equation. If your Pickup Time or Dropout Time equation is below the Input equation (has a higher expression line number), the relay will use the value calculated on the previous SELOGIC control equation execution interval. Because the relay calculates the last value for pickup or dropout in this manner, we recommend for most applications that you enter the Pickup Time, Dropout Time, and Input statements together in the order shown in *Example 13.7*. You can view the status of the conditioning timer output Relay Word bits by using the **TAR PCT*nn*Q** or **TAR ACT*nn*Q** command, where *nn* is the number of the conditioning timer. You can also view the status of these timer elements through the relay front-panel LCD display by selecting RELAY ELEMENTS from the Main Menu and scrolling through the rows of Relay Word bits.

Sequencing Timers

NOTE: Times for protection timers with timer settings based on power system cycles must not exceed 2,000,000 cycles for proper operation.

Sequencing timers are useful for sequencing operation. There are two main differences between sequencing timers and conditioning timers. First, sequencing timers integrate pulses of the input to count up a total time. Second, the elapsed time a sequencing timer counts is visible; you can use this time in other SELOGIC control equation programming or make this time visible through one of the relay communications protocol interfaces. Sequencing timers are available in the protection freeform area and automation freeform area as shown in *Table 13.11*. Sequencing timers have three input parameters and two outputs listed in *Table 13.12*.

Table 13.11 Sequencing Timer Quantities

Type	Typical Quantity	Name Range
Protection freeform sequencing timers	32	PST01–PST32
Automation freeform sequencing timers	32	AST01–AST32

Table 13.12 Sequencing Timer Parameters

Type	Item	Description	Setting	Name Examples
Input	Input	Value that the relay times	Boolean SELOGIC control equation setting	PST01IN AST07IN
Input	Preset Time	Time the input must be on before the output turns on	Time value. Protection uses the relay protection logic processing interval, while automation uses seconds.	PST01PT AST07PT
Input	Reset	Timer reset	Boolean SELOGIC control equation setting	PST01R AST07R
Output	Elapsed Time	Time accumulated since the last reset	Value for math SELOGIC control equations. Protection uses the relay protection logic processing interval, while automation uses seconds.	PST01ET AST07ET
Output	Output	Timer output	Value for Boolean SELOGIC control equations	PST01Q AST07Q

A sequencing timer counts time by incrementing the Elapsed Time when SELOGIC control equation execution reaches the Input equation if the Reset is off and the Input is on. The Output turns on when the Elapsed Time reaches or exceeds the Preset Time. Whenever the Reset is on, the relay sets the Output to zero, then clears the Elapsed Time, and stops accumulating time (even if Input is on).

Figure 13.8 is a timing diagram for typical sequencing timer operation.




Figure 13.8 Sequencing Timer Timing Diagram

Timers in protection programming operate in the relay protection logic processing interval, while timers in automation programming operate in seconds. As with protection conditioning timers, operation depends on the logic processing interval. For example, in most SEL-400 series relays the logic processing interval is 1/8 cycle, so the relay effectively rounds up all operation to the nearest 0.125

cycles. With automation programming, the execution interval depends on the amount of automation programming. Determine the average automation execution interval with the **STATUS S** command.

The automation timers operate using a real-time clock. Each time the relay evaluates the Input (AST*nn*IN) the relay adds the elapsed time since the last execution to the Elapsed Time (AST*nn*ET). The accuracy of the timer in stopping and starting when the input of the timer turns on averages half an automation execution cycle. If you change automation freeform programming, you must also check the new automation average execution cycle to verify that you will obtain satisfactory accuracy for your application. *Example 13.8* describes typical timer programming and describes the resulting operation.

Example 13.8 Automation Sequencing Timer Programming

The equations below are an example of programming for an automation sequencing timer, AST01. Each timer input is programmed as a separate statement in automation SELOGIC control equation programming.

```
# Example programming of sequencing timer to time Input IN101 and IN102

AST01PT := 7.5 # Timer Preset Time of 7.5 seconds

AST01R := RB03 # Reset timer when RB03 turns on

AST01IN := IN101 AND IN102 # Timing time when IN101 and IN102 are on

ASV001 := AST01Q # ASV001 tracks output of timer

AMV256 := AST01ET # AMV256 tracks timing progress
```

In this example, timer AST01 times the quantity IN101 AND IN102 and turns on when the total time reaches 7.5 seconds. If the Input, AST01IN, is on for approximately 1 second every minute, the Output, AST01Q, will turn on during the eighth minute, when the accumulated elapsed time exceeds 7.5 seconds.

In freeform programming, the relay evaluates the timer at the timer Input SELOGIC control equation (PST*nn*IN or AST*nn*IN). If you enter an expression for the timer Reset (PST*nn*R or AST*nn*R) or Preset Time (PST*nn*PT or AST*nn*PT), the values for Reset and Preset Time that the relay uses are the last values that the relay calculates before the input SELOGIC control equation calculation. Because the relay uses the last values for Reset and Preset Time value in this manner, we recommend for most applications that you enter the Preset Time, Reset, and Input statements together in the order shown in Example 3.8. You can view the current state of the timer by assigning the elapsed time output of the sequencing timer to a math variable. *Example 13.8* shows how you would assign the elapsed time output for automation sequence timer AST01 to automation math variable AMV256. To see the elapsed time value, issue the **MET AMV** command to display the values of the automation math variables. Likewise, you can assign the elapsed time output of a protection sequence timer to a protection math variable.

The elapsed time output is stored in volatile memory. Elapsed time resets to zero for both protection and automation sequential timers when relay power cycles, you change settings or settings groups, or you perform any function that restarts the relay.

Counters

NOTE: Preset values for counters must not exceed 8,000,000 for proper operation.

Use counters to count changes or edges in Boolean values. Each time the value changes from logical 0 to logical 1 (a rising edge), the counter Current Value increments. Counters are available in the protection freeform area and automation freeform area, as shown in *Table 13.13*. Counters have three input parameters, Input, Preset Value, and Reset; and two outputs, Current Value and Output, as listed in *Table 13.14*.

Table 13.13 Counter Quantities

Type	Typical Quantity	Name Range
Protection counters	32	PCN01–PCN32
Automation counters	32	ACN01–ACN32

Table 13.14 Counter Parameters

Type	Item	Description	Setting	Name Examples
Input	Input	Value that the relay counts	Boolean SELOGIC control equation setting	PCN01IN CN09IN
Input	Preset Value	Number of counts before the output turns on	Constant or expression for the number of counts	PCN01PV ACN09PV
Input	Reset	Counter reset	Boolean SELOGIC control equation setting	PCN01R ACN09R
Output	Current Value	Current accumulated count	Value for math SELOGIC control equations	PCN01CV ACN09CV
Output	Output	Counter output	Value for Boolean SELOGIC control equations	PCN01Q ACN09Q

In freeform programming, the relay evaluates the counter at execution of the counter Input SELOGIC control equation (PCN*nn*IN or ACN*nn*IN). If you enter an expression for the counter Reset (PCN*nn*R) or the counter Preset (PCN*nn*PV), the values for Reset and Preset that the relay uses are the last values the relay calculates before the input SELOGIC control equation calculation. Because the relay uses the last values for Reset and Preset in this manner, we recommend for most applications that you enter the Preset, Reset, and Input statements together in the order shown in *Example 13.9*. You can view the current value of the counter by assigning the protection counter current value, PCV*nn*CV, to a protection math variable or by assigning the automation counter current value, ACV*nn*CV, to an automation math variable. View the math variable values by issuing the appropriate **MET PMV** or **MET AMV** commands.

The current value count is stored in volatile memory. The count resets to zero for both protection and automation sequential timers when relay power cycles, you change settings or settings groups, or you perform any function that restarts the relay.

Example 13.9 Counter Programming

The freeform programming equations that follow demonstrate how to enter settings to control a protection counter in protection freeform SELOGIC control equation programming. Programming for an automation counter is similar.

Example 13.9 Counter Programming (Continued)

Protection Counter 1 counts close operations of the circuit breaker associated with the 52AA1 element. Initially, the current value, PCN01CV, is zero. The relay increments the current value each time the circuit breaker closes. The relay increases the count value, PCN01CV, each time the circuit breaker closes and the element 52AA1 value changes from 0 to 1 (a rising edge). When the count reaches 1000, the timer automatically resets and begins counting again.

```
# Example protection counter programming
#
# This example counts how many times a circuit breaker closes
# The counter automatically resets every 1,000 operations
PCN01PV := 1000
PCN01R := PCN01Q
PCN01IN := 52AA1
```

The SELOGIC control equations below provide multiple-change detection counting both close and open operations of the circuit breaker. The intermediate value PSV01 turns on for one processing interval each time the circuit breaker closes. The intermediate value PSV02 turns on for one processing interval each time the circuit breaker opens. The OR combination of PSV01 and PSV02 contains a rising edge for each circuit breaker operation, open or closed, that Protection Counter 1 counts.

```
# Example protection counter programming
#
# This example counts how many times a circuit breaker operates either
open or closed
#
# Detect OPEN and CLOSE and combine
PSV01 := R_TRIG 52AA1 # Pulse for each close
PSV02 := F_TRIG 52AA1 # Pulse for each open
PSV03 := PSV01 OR PSV02 # Pulse for each open or close
#
# The counter automatically resets every 1,000 operations
PCN01PV := 1000
PCN01R := PCN01Q
PCN01IN := PSV03 # Count open and close operations
PSV04 := PCN01CV >900 # PSV04 signals impending reset
```

SELOGIC Control Equation Operators

There are two types of SELOGIC control equations. Boolean SELOGIC control equations comprise the first type. These equations are expressions that evaluate to a Boolean value of 0 or 1. Math SELOGIC control equations constitute the second type. The relay evaluates these equations to yield a result having a numerical value (for example, 6.25 or 1055).

Left value, LVALUE, determines the type of SELOGIC control equation you need for a setting or for writing freeform programming. If the LVALUE is a Boolean type (ER, ASV001, etc.) then the type of expression you need is a Boolean SELOGIC control equation. If the LVALUE is a numerical (non-Boolean) value (PMV12, PCT01PV, etc.), the type of expression you need is a math SELOGIC control equation.

Writing SELOGIC control equations requires that you use the appropriate operators and correct SELOGIC control equation syntax to combine relay elements including analog values, Relay Word bits, incoming control points, and SELOGIC control equation elements within the relay. The operators are grouped into two types, according to the type of SELOGIC control equation in which you can apply these operators.

Operator Precedence

When you combine several operators and operations within a single expression, the relay evaluates the operations from left to right, starting with the highest precedence operators working down to the lowest precedence. This means that if you write an equation with three AND operators, for example PSV01 AND PSV02 AND PSV03, each AND will be evaluated from the left to the right. If you substitute NOT PSV04 for PSV03 to make PSV01 AND PSV02 AND NOT PSV04, the relay evaluates the NOT operation of PSV04 first and uses the result in subsequent evaluation of the expression. While you cannot use all operators in any single equation, the overall operator precedence follows that shown in *Table 13.15*.

Table 13.15 Operator Precedence From Highest to Lowest (Sheet 1 of 2)

Operator	Description
(Expression)	Parenthesis
Identifier (argument list)	Function evaluation
–	Negation
NOT	Complement
R_TRIG	
F_TRIG	Edge Trigger
SQRT, LN, EXP, LOG, COS, SIN, ACOS, ASIN, ABS, CEIL, FLOOR	Math Functions
*	Multiply
/	Divide
+	Add
–	Subtract
<, >, <=, >=	Comparison
=	Equality
<>	Inequality

Table 13.15 Operator Precedence From Highest to Lowest (Sheet 2 of 2)

Operator	Description
AND	Boolean AND
OR	Boolean OR

Boolean Operators

Use Boolean operators to combine values with a resulting Boolean value. The arguments of the operator may be either numbers or Boolean values, but the result of the operation must be a Boolean value. Combine the operators to form statements that evaluate complex Boolean logic. *Table 13.16* contains a summary of Boolean operators available in SEL-400 series relays.

Table 13.16 Boolean Operator Summary

Operator	Description
( )	Parentheses
NOT	Logical inverse
AND	Logical AND
OR	Logical OR
R_TRIG	Rising-edge trigger
F_TRIG	Falling-edge trigger
>, <, =, <=, >=, <>	Comparison of values

Parentheses

Use paired parentheses to control the execution order of operations in a SELOGIC control equation. Use as many as 14 nested sets of parentheses in each SELOGIC control equation. The relay calculates the result of the operation on the innermost pair of parentheses first and then uses this result with the remaining operations. *Table 13.17* is a truth table for an example operation that illustrates how parentheses can affect equation evaluation.

Table 13.17 Parentheses Operation in Boolean Equation

A	B	C	A AND B OR C	A AND (B OR C)
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

NOT

Use NOT to calculate the inverse of a Boolean value according to the truth table shown in *Table 13.18*.

Table 13.18 NOT Operator Truth Table

Value A	NOT A
0	1
1	0

AND

Use AND to combine two Boolean values according to the truth table shown in *Table 13.19*.

Table 13.19 AND Operator Truth Table

Value A	Value B	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

OR

Use OR to combine two Boolean values according to the truth table shown in *Table 13.20*.

Table 13.20 OR Operator Truth Table

Value A	Value B	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

R_TRIG

R_TRIG is a time-based function that creates a pulse when another value changes, as shown in *Figure 13.9* Use R_TRIG to sense when a value changes from logical 0 to logical 1 and take action only once when the value changes. The R_TRIG output is a pulse of one protection processing interval duration (typically 1/8th cycle). This rising-edge pulse output asserts one processing interval after the monitored element asserts.




Figure 13.9 R_TRIG Timing Diagram

The argument of an R_TRIG statement must be a single bit within the relay. An example of the relay detecting a rising edge of a calculated quantity is shown in *Example 13.10*.

Example 13.10 R_TRIG Operation

The SELOGIC control equation below is invalid.

PSV15 := **R_TRIG (PSV01 AND PSV23)** # Invalid statement, do not use

Use a SELOGIC control equation variable to calculate the quantity and then use the R_TRIG operation on the result, as shown below.

PSV14 := **PSV01 AND PSV23** # Calculate quantity in an intermediate result variable

PSV15 := **R_TRIG PSV14** # Perform an R_TRIG on the quantity

F_TRIG

F_TRIG is a time-based function that creates a pulse when another value changes, as shown in *Example 13.10*. Use F_TRIG to sense when a value changes from logical 1 to logical 0 and take action only after the value changes state. The F_TRIG output is a pulse of one protection processing interval duration (typically 1/8th cycle). This pulse output asserts one processing interval after the monitored element deasserts.




Figure 13.10 F_TRIG Timing Diagram

The argument of an F_TRIG statement must be a single bit within the relay. An example of the relay detecting a falling edge of a calculated quantity is shown in *Example 13.11*.

Example 13.11 F_TRIG Operation

The SELOGIC control equation below shows an invalid use of the F_TRIG operation.

ASV015 := **F_TRIG (ASV001 AND ALT11)** # Invalid statement, do not use

Use a SELOGIC control equation variable to calculate the quantity and then use the F_TRIG operation on the result, as shown below.

ASV014 := **ASV001 AND ALT11** # Calculate quantity in an intermediate result variable

ASV015 := **F_TRIG ASV14** # Perform an F_TRIG on the quantity

Comparison

Comparison is a mathematical operation that compares two numerical values with a result of logical 0 or logical 1. AND and OR operators compare Boolean values; comparison functions compare floating-point values such as currents and other quantities. Comparisons and truth tables for operation of comparison functions are shown in *Table 13.21*.

NOTE: Be careful how you use the equal (=) and the inequality (<>) operators. Because the relay uses a floating-point format to calculate analog values, only integer numbers will match exactly. Allow a small hysteresis of the following form: PSV01 := I01FM < 10.002 AND I01FM > 9.988.

Table 13.21 Comparison Operations

A	B	A > B	A ≥ B	A = B	A <> B	A ≤ B	A < B
6.35	7.00	0	0	0	1	1	1
5.10	5.10	0	1	1	0	1	0
4.25	4.00	1	1	0	1	0	0

Math Operators

Use math operators when writing math SELOGIC control equations. Math SELOGIC control equations manipulate numerical values and provide a numerical base 10 result. *Table 13.22* summarizes the operators available for math SELOGIC control equations.

Table 13.22 Math Operator Summary

Operator	Description
( )	Parentheses
+, –, *, /	Arithmetic
SQRT	Square root
LN, EXP, LOG	Natural logarithm, exponentiation of e, base 10 logarithm
COS, SIN, ACOS, ASIN	Cosine, sine, arc cosine, arc sine
ABS	Absolute value
CEIL	Rounds to the nearest integer toward infinity
FLOOR	Rounds to the nearest integer toward minus infinity
–	Negation

Parentheses

Use parentheses to control the order in which the relay evaluates math operations within a math SELOGIC control equation. Also use parentheses to group expressions that you use as arguments to function operators such as SIN and COS. Include as many as 14 levels of nested parentheses in your math SELOGIC control equation. *Example 13.12* shows how parentheses affect the operation and evaluation of math operations.

Example 13.12 Using Parentheses in Math Equations

The freeform math SELOGIC control equations below show examples of parentheses usage.

```
# Examples of parenthesis usage
AMV001 := AMV005 * (AMV004 + AMV003) # Calculate sum first, then product
AMV002 := AMV010 * (AMV009 + (AMV016 / AMV015)) # Nest parentheses
AMV003 := SIN (AMV037 + PMV42) # Group terms for a function
```

Math Error Detection

If a math operation results in an error, the relay turns on the math error bit, MATHERR, in the Relay Word. A settings change or the **STATUS SC** command resets this bit. For example, if you attempt to take the square root of a negative number (SQRT –5), the math error bit will be asserted until you clear the bit with a **STATUS SC** command or change settings.

Table 13.23 Math Error Examples

Example	Value in PMV01	Type	MATHERR
PMV01 := PMV02 / 0	0[a]	Divide by zero	Yes
PMV01 := LN (0)	0[a]	LN of 0	Yes
PMV01 := LN (-1)	0[a]	LN of negative number	Yes
PMV01 := SQRT (-1)	0[a]	Square root of a negative number	Yes

[a] Evaluation of expression results in an error and prevents storage of new result. In the example, PMV01 remains 0. If the argument were a variable, PMV01 would contain the result of the last evaluation when the argument is valid.

Arithmetic

Use arithmetic operators to perform basic mathematical operations on numerical values. Arguments of an arithmetic operation can be either Boolean or numerical values. In a numerical operation, the relay converts logical 0 or logical 1 to the numerical value of 0 or 1. For example, multiply numerical values by Boolean values to perform a selection operation. Use parentheses to group terms in math SELOGIC control equations and control the evaluation order and sequence of arithmetic operations.

NOTE: IEEE 32-bit floating-point numbers have a precision of approximately seven significant digits. This means that numbers bigger than 10,000,000 will lose precision in the least significant digit. Do not implement counters expecting them to get bigger than 10,000,000. Do not expect precise accuracy in analog quantities when they get bigger than 10,000,000.

The relay uses IEEE 32-bit floating-point numbers to perform SELOGIC control equation mathematical operations. If an operation results in a quantity that is not a numerical value, the SELOGIC control equation status bit that signals a math error, MATHERR, asserts. The value that the relay stored previously in the specified result location is not replaced. The relay clears the corresponding math error bits if you change SELOGIC control equation settings (protection or automation), or if you issue a **STATUS SC** command. *Example 13.13* contains examples of arithmetic operations in use.

Example 13.13 Using Arithmetic Operations

The freeform math SELOGIC control equations below show examples of arithmetic operator usage.

```
# Arithmetic examples
AMV001 := AMV005 + AMV034 # Calculate sum
AMV002 := AMV005 – AMV034 # Calculate difference
AMV003 := AMV005 * AMV034 # Calculate product
AMV004 := AMV005 / AMV034 # Calculate quotient
```

The lines below demonstrate the use of Boolean values with the multiplication operation.

```
# Use of multiplication to select numerical values based on active settings group
# Use 7 if protection settings group 1 active
# Use 5 if protection settings group 2 active
AMV005 := 7 * SG1 + 5 * SG2
```

Example 13.13 Using Arithmetic Operations (Continued)

The lines below demonstrate math calculation error detection.

```
# The line below results in a math error if AMV029 becomes 0
AMV006 := 732 / AMV029
```

In the second line, if AMV029 is 6 on the first pass through the automation programming, the relay stores the result 122 in AMV006. If on the next pass AMV029 is 0, the MATHERR bit asserts and the value in AMV006 does not update.

SQRT

Use the SQRT operation to calculate the square root of the argument. Use parentheses to delimit the argument of a SQRT operation. A negative argument for the SQRT operation results in a math error and assertion of the corresponding math error bit described in Arithmetic. *Example 13.14* shows examples of the SQRT operator in use.

Example 13.14 Using the SQRT Operator

The freeform math SELOGIC control equations below show examples of SQRT operator usage.

```
# SQRT examples
AMV001 := SQRT (AMV005) # Single argument version of SQRT
AMV002 := SQRT (AMV005 + AMV034) # Calculates the square root of the sum
AMV003 := SQRT (AMV007) # Produces a math error if AMV007 is negative
```

LN, EXP, and LOG

LN and EXP are complementary functions for operating with natural logarithms or logarithms calculated to the natural base e. LN calculates the natural logarithm of the argument. LOG calculates the base 10 logarithm of the argument. A negative or zero argument for the LN and LOG operation results in a math error and assertion of the corresponding math error bit described in Arithmetic. EXP calculates the value of e raised to the power of the argument. *Example 13.15* shows examples of expressions that use the LN, EXP, and LOG operators. Use parentheses to delimit the argument of a LN, EXP, or LOG operation.

Example 13.15 Using the LN, EXP, and LOG Operators

The freeform math SELOGIC control equations below are examples of LN, EXP, and LOG operator usage.

```
# LN examples
AMV001 := LN (AMV009) # Natural logarithm of AMV009
AMV002 := LN (AMV009 + AMV034) # Natural logarithm of the sum
AMV003 := LN (AMV010) # Produces error if AMV010 is 0 or negative
```

Example 13.15 Using the LN, EXP, and LOG Operators (Continued)

```
# EXP examples
AMV004 := EXP (2) # Calculates e squared
AMV005 := EXP (AMV003) # Calculates e to the power AMV003
AMV006 := EXP (AMV046 + AMV047) # e raised to the power of the sum
# LOG examples
AMV007 := LOG (AMV012) # Base 10 logarithm of AMV012
AMV008 := LOG (AMV012 + AMV022) # Base 10 logarithm of the sum
AMV009 := LOG (AMV100) # Produces an error if AMV100 is 0 or
negative
```

SIN and COS

Use the SIN or COS operators to calculate the sine or cosine of the argument. SIN and COS operate in degrees, the unit of angular measure the SEL-451 uses to express metering quantities. *Example 13.16* shows examples of SIN and COS. Use parentheses to delimit the argument of a SIN or COS operation.

Example 13.16 Using the SIN and COS Operators

The freeform math SELOGIC control equations below are examples of SIN and COS.

```
# SIN examples
AMV001 := SIN (AMV005) # Sine of AMV005
AMV002 := SIN (AMV005 + AMV034) # Sine of the sum
# COS examples
AMV003 := COS (AMV005) # Cosine of AMV005
AMV004 := COS (AMV005 + AMV006) # Cosine of the sum
```

ASIN and ACOS

Use the ASIN or ACOS operators to calculate the angle resulting from the trigonometric function equivalent to a given number (the argument), where the function is sine or cosine. ASIN and ACOS operate in degrees. An argument less than –1 or larger than 1 results in a math error and assertion of the corresponding math bit described in *Arithmetic on page 13.30*. *Example 13.17* shows examples of ASIN and ACOS. Use parentheses to delimit the argument of an ASIN or ACOS operation.

Example 13.17 Using the ASIN and ACOS Operators

The freeform math SELOGIC control equations below are examples of ASIN and ACOS.

```
# ASIN examples
AMV001 := ASIN (AMV010) # Arc sine of AMV010
AMV002 := ASIN (AMV010 + AMV011) # Arc sine of the sum
AMV003 := ASIN (AMV012) # Produces an error if |AMV012| > 1
# ACOS examples
AMV004 := ACOS (AMV010) # Arc cosine of AMV010
AMV005 := ACOS (AMV010 + AMV011) # Arc cosine of the sum
AMV006 := ACOS (AMV012) # Produces an error if |AMV012| > 1
```

ABS

Use the ABS operation to calculate absolute value of the argument. Use parentheses to group a math expression as the argument of an ABS operation. If the argument of the ABS operation is negative, the result is the value multiplied by –1. If the argument of the ABS operation is positive, the result is the same quantity as the argument. *Example 13.18* contains examples of the ABS operator in use.

Example 13.18 Using the ABS Operator

The freeform math SELOGIC control equations below show examples of the ABS operator usage.

```
# ABS examples
AMV001 := ABS (-6) # Stores 6 in AMV001
AMV002 := ABS (6) # Stores 6 in AMV002
AMV003 := ABS (AMV009) # Absolute value of AM009
AMV004 := ABS (AMV005 + AMV034) # Absolute value of the sum
```

CEIL

Use the CEIL operator to round the argument to the nearest integer toward positive infinity. Use parentheses to group a math expression as the argument of a CEIL operation. *Example 13.19* contains examples of the CEIL operator.

Example 13.19 Using the CEIL Operator

The freeform math SELOGIC control equations below show examples of the CEIL operator usage.

```
# CEIL examples
AMV001 := CEIL (5.99) # Stores 6 in AMV001
AMV002 := CEIL (–4.01) # Stores –4 in AMV002
```

FLOOR

Use the FLOOR operator to round the argument to the nearest integer toward minus infinity. Use parentheses to group a math expression as the argument of a FLOOR operation. *Example 13.20* contains examples of the FLOOR operator.

Example 13.20 Using the FLOOR Operator

The freeform math SELOGIC control equations below show examples of the FLOOR operator usage.

```
# FLOOR examples
AMV001 := FLOOR (5.99) # Stores 5 in AMV001
AMV002 := FLOOR (–4.01) # Stores –5 in AMV002
```

Negation

Use the negation (–) operation to change the sign of the argument. The argument of the negation operation is multiplied by –1. Negation of a positive value results in a negative value, while negation of a negative value results in a positive value. *Example 13.21* contains examples of expressions that use the negation operator.

Example 13.21 Using the Negation Operator

The freeform math SELOGIC control equations below show examples of negation operator usage.

```
# Negation examples
AMV001 := -AMV009 # If AMV009 is 5, stores –5 in AMV001
AMV002 := -AMV009 # If AMV009 is –5, stores 5 in AMV002
```

Effective Programming

This section contains several ideas useful for creating, maintaining, and troubleshooting programming in SEL-400 series relays protection and automation SELOGIC control equation programming environments.

Planning and Documentation

When you begin to configure the relay to perform a new automation task or customize protection operation, take time to design, document, and implement your project. Scale the planning effort to match the overall size of the project, but spend sufficient time planning to do the following:

- Document the inputs and outputs of your programming. This may include protection elements, physical inputs and outputs, metering quantities, user inputs, and other information within the relay.
- Document the processing or outcome of the programming. List the major tasks you want the relay to perform and provide detail about the algorithm you will use for each task. For example, if you need a timer or a counter, make a note of the requirements and how you will use these elements.

- Work in a top-down method, specifying and moving to more detailed levels, until you have sufficient information to create the settings. For simple tasks, one level may be sufficient. For complex tasks, such as automated station restoration, you may need several levels to move from idea to implementation.

Comments

SELOGIC control equation comments are very powerful tools for dividing, documenting, and clarifying your programming. Even if you completely understand your programming during installation and commissioning, comments will be very helpful if you need to modify operation a year later.

Create these comments in the fixed and freeform SELOGIC control equations, and store these comments in the relay. Obtain comments to assist you in using the ASCII interface or SEL configuration software, regardless of whether you have the original files downloaded to the relay.

Comments add structure to freeform programming environments such as Visual Basic, C, and freeform SELOGIC control equations. *Example 13.22* shows how to use comments to divide and structure freeform SELOGIC control equation programming.

Example 13.22 Comments in Freeform SELOGIC Control Equation Programming

Use comments to divide and direct your eye through freeform programming.

```
#
# This is a header comment that divides sections of freeform programming
#
AMV003 := 15 * AMV003 # Explain this line here
#
# This comment is a header for the next section.
# Inputs: provide more detail for more complex tasks
# Outputs: describe how the programming affects the relay operation
# Processing: discuss how the programming itself operates
#
ASV004 := ACN01Q AND RB03 # First line of next section
```

Many texts on programming in various computer programming languages suggest that you cannot include too many comments. The main reason to include comments is that something you find obvious may not be obvious to your coworker who will have to work with your programming in the future. Adding comments also gives you the opportunity to think about whether the program performs the function you intended.

Aliases

SEL-400 series relays provide the ability to alias Relay Word bit and analog quantity names. To make SELOGIC programming more understandable, alias the names of variables being used to something meaningful. For example, you could assign PMV01 an alias of THETA and PMV02 an alias of TAN and then write a SELOGIC equation of:

```
TAN := SIN(THETA)/COS(THETA)
```

See *Alias Settings on page 12.20* for more information on creating aliases.

Testing

After documentation and comments, the next essential element of an effective approach to programming is testing. Two types of testing are critical for determining if programming for complex tasks operates properly. First, test and observe whether the program performs the function you want under the conditions you anticipated. Second, look for opportunities to create conditions that are abnormal and determine how your program reacts to unusual conditions.

For example, test your system in unanticipated, but possible conditions such as loss of power, loss of critical field inputs, unexpected operator inputs, and conditions that result from likely failure scenarios of the equipment in your system. It is unlikely that you will find every possible weakness, but careful consideration and testing for abnormal conditions will help you avoid a failure and may reveal deficiencies in the normal operation of your system. Alternatively, you can substitute a remote bit or local bit that you can manually control to help exercise your logic.

Modify your SELOGIC control equations to simulate the process. While you may be unable to change the state of a discrete input easily, such as IN101, you can substitute a logical 1 or logical 0 in your logic to simulate the operation of IN101 and observe the results. Alternatively, you can substitute a remote bit or local bit that you can manually control to help exercise your logic.

Use the SER capabilities of the relay to monitor and record inputs, internal calculations, and outputs. For operations that occur very quickly, use the SER during testing to reconstruct the operation of your logic.

Use the **MET PMV** and **MET AMV** commands to display the contents of the protection or automation math variables.

SEL-311 and SEL-351 Series Users

You can convert logic that you have used in SEL-311 and SEL-351 series relays to logic for an SEL-400 series relay. In the SEL-351 series relays, SELOGIC control equation programming is restricted to equations where the left-side value, LVALUE, is fixed. SEL-400 series relays use a combination of fixed and freeform programming. *Table 13.24* shows comparable features between the fixed logic settings of the SEL-351-5, -6, -7 series relays and the corresponding logic elements that can be programmed in an SEL-400 series relay by using freeform logic programming.

Table 13.24 SEL-351 Series Relays and SEL-400 Series SELOGIC Control Equation Programming Equivalent Functions

Feature	SEL-351 Series	SEL-400 Series Protection Freeform Style
SELOGIC control equation variables	SV1–SV16	PSV01–PSV64
Timer Input	SV1–SV16	PCT01–PCT32
Timer Pickup settings	SV1PU–SV16PU	PCT01PU–PCT32PU
Timer Dropout settings	SV1DO–SV16DO	PCT01DO–PCT32DO
Timer Outputs	SV1T–SV16T	PCT01Q–PCT32Q
Latch Bit Set Control	SET1–SET16	PLT01S–PLT16S
Latch Bit Reset Control	RST1–RST16	PLT01R–PLT16R
Latch Bit	LT1–LT16	PLT01–PLT16

Table 13.25 is a summary that compares SELOGIC control equation programming in SEL-351 series relays and SEL-311 series relays with typical SEL-400 series relays.

Table 13.25 SEL-400 Series SELOGIC Control Equation Programming Summary

Element	SEL-351 Series/ SEL-311 Series	Typical SEL-400 Series	
		Protection Free Form	Automation Free Form
SELOGIC control equation variables	16	64	256
SELOGIC math variables	0	64	256
Conditioning timers[a]	16	32[b]	32[c]
Sequencing timers	0	32	32
Counters	0	32	32
Latch bits	16	32	32

[a] Similar to SEL-300 series relay SELOGIC control equation programming.
[b] The SEL-487B has 16 protection conditioning timers.
[c] Only the SEL-487E-3, -4 supports automation conditioning timers.

Table 13.26 shows the SEL-400 series Boolean operators compared to the operators used in the SEL-351 series relays.

Table 13.26 SEL-351 Series Relays and SEL-400 Series SELOGIC Control Equation Boolean Operators

Feature	SEL-351 Series	SEL-400 Series
Logical AND operator	*	AND
Logical OR operator	+	OR
Logical NOT operator	!	NOT
Parentheses	( )	( )
Rising, falling-edge operators	/, \	R_TRIG, F_TRIG

In the SEL-351 series relays, SELOGIC control equation variables and timers are connected. Each SELOGIC control equation variable is the input to a timer. In SEL-400 series relays, timers and SELOGIC control equation variables are independent.

The SELOGIC control equation Boolean operators in SEL-400 series relays are different from those used in SEL-300 series relays. For example, if you wish to convert programming from an SEL-311 or SEL-351 series relay to an SEL-400 series relay, you must convert the operators. *Example 13.23* and *Example 13.24* demonstrate conversion of several settings to the SEL-451 setting.

Example 13.23 Converting SEL-351 Series Relay SELOGIC Control Equation Variables

If you have the following SELOGIC control equation in an SEL-351 series relay, convert it as shown below.

```
SV1 = IN101 + RB3 * LT4
```

In an SEL-400 series relay, use the line shown below.

PSV01 := **IN101 OR RB03 AND PLT04** # Freeform example

In the example above, first convert the + and * operators in the expression to the OR and AND operators. In the freeform example, use a protection SELOGIC control equation variable for the result. In the protection group settings example, use the input of a timer, as shown in *Table 13.21*.

NOTE: Not all SEL-400 series relay SELOGIC timers are set in cycles. See the product-specific instruction manual for the applicable timer settings.

Example 13.24 Converting SEL-351 Series Relay SELOGIC Control Equation Timers

If you have the following SELOGIC control equation timer in an SEL-351 series relay, convert it as shown below.

```
SV1 = IN101
SV1PU = 5.25
SV1DO = 3.50
OUT101 = SV1T
```

In an SEL-400 series relay, use the format shown below.

#

Freeform programming conversion of timer

#

PCT01PU := **5.25** # Pickup of 5.25 cycles

PCT01DO := **3.5** # Dropout of 3.5 cycles

PCT01IN := **IN101** # Use the timer to monitor IN101

In the output settings, set OUT101 as shown below:

OUT101 := **PCT01Q**

Example 13.25 Converting SEL-351 Series Relay Latch Bits

If you have the following SELOGIC control equation latch programming in an SEL-351 series relay, convert it as shown below.

```
SET1 = RB4
RST1 = RB5
OUT101 = LT1
```

Example 13.25 Converting SEL-351 Series Relay Latch Bits (Continued)

In an SEL-400 series relay, use the format shown below.

Protection freeform style settings:

```
#
# Freeform programming conversion of latch bit
#
PLT01S := RB04 # Set if RB04
PLT01R := RB05 # Reset if RB05
```

In the output settings, set OUT101 as shown below:

```
OUT101 := PLT01
```

This page intentionally left blank

SECTION 14

ASCII Command Reference

You can use a communications terminal or terminal emulation program to set and operate the relay. This section explains common SEL-400 series relay commands that you send to the relay by using SEL ASCII communications protocol. The relay responds to commands such as settings, metering, and control operations.

Not every command listed in this section is supported by every SEL-400 series relay. Additionally, some SEL-400 series relays support additional commands. See the product-specific instruction manual to see what specific commands are supported in that relay.

This section lists ASCII commands alphabetically. Commands, command options, and command variables that you enter are shown in bold. Lowercase italic letters and words in a command represent command variables that you determine based on the application (for example, circuit breaker number *n* = 1 or 2, remote bit number *nn* = 01–32, and level).

Command options appear with brief explanations about the command function. Refer to the references listed with the commands for more information on the relay function corresponding to the command or examples of the relay response to the command.

You can simplify the task of entering commands by shortening any ASCII command to the first three characters; for example, **ACCESS** becomes **ACC**. Always send a carriage return <CR> character, or a carriage return character followed by a line feed character <CR><LF> to command the relay to process the ASCII command. Usually, most terminals and terminal programs interpret the **<Enter>** key as a <CR>. For example, to send the **ACCESS** command, type **ACC <Enter>**. For more information on SEL ASCII protocol, including handshaking, see *Section 15: Communications Interfaces*.

Tables in this section show the access level(s) where the command or command option is active. Access levels in the relay are Access Level 0, Access Level 1, Access Level B (breaker), Access Level P (protection), Access Level A (automation), Access Level O (output), and Access Level 2. For information on access levels see *Changing the Default Passwords in the Terminal on page 3.10*.

Command Description

2ACCESS

Use the **2AC** command to gain access to Access Level 2 (full relay control). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.1 2AC Command

Command	Description	Access Level
2AC	Go to Access Level 2 (full relay control).	1, B, P, A, O, 2

89CLOSE *n*

Use the **89CLOSE *n*** command to close disconnect switches. (The number of disconnects supported, *n*, depends on the relay.) The main board circuit breaker jumper (on jumper **BREAKER**) must be in place.

NOTE: The SEL-487B does not support disconnect control operations.

If the disconnect switch is open and Relay Word bit LOCAL is deasserted, the **89CLOSE *n*** command asserts Relay Word bit 89CLS*n* for the 89CSIT*n* time. See *Disconnect Switch Close and Open Control Logic on page 5.1*. If the Relay Word bit 89OIP*n* asserts, indicating that the disconnect has started to close, the relay displays `Operation in Progress...` With Relay Word bit 89OIP*n* asserted and Relay Word bit 89ALP*n* deasserted, a dot (.) is appended to the above message every half second to show progress. While the operation is in progress, communications are unavailable on the port where the **89CLOSE** command was executed. Assertion of Relay Word bit 89OIP*n* starts the 89ALP*n* alarm timer. The relay waits for the 89ALP*n* timer to expire and then checks the status of the 89AM*n* and 89BM*n* disconnect inputs. If the 89ALP*n* timer does not expire within 30 seconds, the relay exits the **89CLOSE** command and reads the status of the disconnect inputs. The state of Relay Word bits 89AM*n* and 89BM*n* determine which disconnect status message the relay displays (`Disconnect OPEN`, `Disconnect CLOSED`, or `Status Undetermined - check wiring`). Use the 89CLS*n* Relay Word bit as part of a SELOGIC Output control equation to close the appropriate disconnect switch.

Table 14.2 89CLOSE *n* Command

Command	Description	Access Level
8**9CLOSE *n***	Set Relay Word bit 89CLS*n*	B, P, A, O, 2

If the relay is disabled and you attempt an **89CLOSE *n*** command, the relay responds with `Command aborted because the relay is disabled`. If the circuit breaker control enable jumper **J18C** (BREAKER) is not in place, the relay aborts the command and responds, `Aborted: the breaker jumper is not installed`.

When the **89CLOSE *n*** command is issued and the circuit breaker control enable jumper is in place, the relay responds, `CLOSE DISNAM`*n* `(Y/N)?`. If you answer **Y <Enter>**, the relay responds with `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the command is executed. If the response to either prompt is not y or Y, the relay responds with `Command Aborted`.

89OPEN *n*

Use the **89OPEN *n*** command to open disconnect switches. (The number of disconnects supported, *n*, depends on the relay.) The main board circuit breaker jumper (on jumper BREAKER) must be in place.

NOTE: The SEL-487B does not support disconnect control operations.

If the disconnect switch is closed and Relay Word bit LOCAL is deasserted, the **89OPEN n** command asserts Relay Word bit 89OPEN*n* for the 89OSIT*n* time. See *Disconnect Switch Close and Open Control Logic on page 5.1*. If the Relay Word bit 89OIP*n* asserts, indicating that the disconnect has started to open, the relay displays `Operation in Progress...` With Relay Word bit 89OIP*n* asserted and Relay Word bit 89ALP*n* deasserted, a dot (.) is appended to the above message every half second to show progress. While the operation is in progress, communications are unavailable on the port where the **89OPEN** command was executed. Assertion of Relay Word bit 89OIP*n* starts the 89ALP*n* alarm timer. The relay waits for the 89ALP*n* timer to expire and then checks the status of the 89AM*n* and 89BM*n* disconnect inputs. If the 89ALP*n* timer does not expire

within 30 seconds, the relay exits the **89OPEN** command and reads the status of the disconnect inputs. The state of Relay Word bits 89AM*n* and 89BM*n* determine which disconnect status message the relay displays (`Disconnect OPEN`, `Disconnect CLOSED`, or `Status Undetermined - check wiring`). Use Relay Word bit 89OPEN*n* as part of a SELOGIC Output control equation to open the appropriate disconnect switch.

Table 14.3 89OPEN *n* Command

Command	Description	Access Level
89OPEN *n*	Set Relay Word bit 89OPEN*n*	B, P, A, O, 2

If the relay is disabled and you attempt an **89OPEN *n*** command, the relay responds with `Command Aborted` because the relay is disabled. If the circuit breaker control enable jumper J18C (BREAKER) is not in place, the relay aborts the command and responds `Aborted: the breaker jumper is not installed`.

When the **89OPEN *n*** command is issued and the circuit breaker control enable jumper is in place, the relay responds with `Open DISNAM`*n* `(Y/N)?`. If you answer **Y <Enter>**, the relay responds `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the command is executed. If the response to either prompt is not y or Y, the relay responds with `Command Aborted`.

AACCESS

Use the **AAC** command to gain access to Access Level A (automation). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.4 AAC Command

Command	Description	Access Level
AAC	Go to Access Level A (automation).	1, B, P, A, O, 2

ACCESS

Use the **ACC** command to gain access to Access Level 1 (monitor). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.5 ACC Command

Command	Description	Access Level
ACC	Go to Access Level 1 (monitoring).	0, 1, B, P, A, O, 2

BACCESS

Use the **BAC** command to gain access to Access Level B (breaker). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.6 BAC Command

Command	Description	Access Level
BAC	Go to Access Level B (breaker).	1, B, P, A, O, 2

BNAME

The **BNA** command produces ASCII names of all relay Fast Meter status bits in a Compressed ASCII format. See *SEL Protocol on page 15.26* for more information on Fast Meter and the Compressed ASCII command set.

Table 14.7 BNA Command

Command	Description	Access Level
BNA	Display ASCII names of all relay status bits.	0, 1, B, P, A, O, 2

BREAKER

NOTE: Not all SEL-400 series relays support breaker monitoring.

Use the **BREAKER** command to display circuit breaker reports and the circuit breaker history reports. You can also preload accumulated breaker monitor data. The **BRE** command also resets the circuit breaker monitor data. To use the **BRE** command, you must enable the circuit breaker monitors for the circuit breakers of interest. See *Circuit Breaker Monitor on page 8.1* for more information.

BRE *n*

The **BRE *n*** command displays the comprehensive circuit breaker report that includes interrupted currents, number of operations, and mechanical and electrical operating times, among many parameters. The relay displays a listing of breaker monitor alarms with the breaker report.

Table 14.8 BRE n Command

Command	Description	Access Level
BRE *n* [a]	Display the breaker report for the most recent Circuit Breaker n operation.	1, B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

BRE *n* C and BRE *n* R

The **BRE *n* C** and **BRE *n* R** commands clear/reset the circuit breaker monitor data. Options **C** and **R** are identical.

Table 14.9 BRE *n* C and BRE *n* R Commands

Command	Description	Access Level
BRE *n* [a] **C**	Clear Circuit Breaker *n* data to zero.	B, P, A, O, 2
BRE *n* R	Clear Circuit Breaker *n* data to zero.	B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

BRE C A and BRE R A

The **BRE C A** and **BRE R A** commands clear all circuit breaker monitor data for all circuit breakers from memory. Options **C A** and **R A** are identical.

Table 14.10 BRE C A and BRE R A Commands

Command	Description	Access Level
BRE C A	Clear all circuit breaker data.	B, P, A, O, 2
BRE R A	Clear all circuit breaker data.	B, P, A, O, 2

BRE *n* H

Display the circuit breaker monitor history report with the **BRE *n* H** command. The breaker history report is a summary of recent circuit breaker operations.

Table 14.11 BRE *n* H Command

Command	Description	Access Level
BRE *n*[a] H	Display history data for the last 128 Circuit Breaker *n* operations.	1, B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

BRE *n* P

Use the **BRE *n* P** command to preload existing circuit breaker contact wear, operation counts, and accumulated currents to the circuit breaker monitor.

Table 14.12 BRE *n* P Command

Command	Description	Access Level
BRE *n*[a] P	Preload previously accumulated Breaker *n* data.	B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

CAL

Use the **CAL** command to gain access to Access Level C. See *Access Levels and Passwords on page 3.7* for more information. Only go to Level C to modify the default password or under the direction of an SEL employee. The additional commands available at Level C are not intended for normal operational purposes.

Table 14.13 CAL Command

Command	Description	Access Level
CAL	Go to Access Level C.	2, C

CASCII

The **CAS** command produces the Compressed ASCII configuration message. This configuration instructs an external computer on the method for extracting data from other Compressed ASCII commands. See *SEL Compressed ASCII Commands on page 15.28* for an example of the **CAS** command configuration message and for further information on the Compressed ASCII command set.

Table 14.14 CAS Command

Command	Description	Access Level
CAS	Return the Compressed ASCII configuration message.	0, 1, B, P, A, O, 2

CBREAKER

NOTE: Not all SEL-400 series relays support breaker monitoring

The **CBREAKER** command provides a Compressed ASCII response circuit breaker report that is similar to the **BREAKER** command. You must enable the Breaker Monitor function for at least one breaker to generate the Compressed ASCII report. You can specify a specific circuit breaker to retrieve a report for one circuit breaker only. See *SEL Compressed ASCII Commands on page 15.28* for information on the Compressed ASCII command set.

CBR

Use the **CBR** command to gather the comprehensive circuit breaker report in Compressed ASCII format.

Table 14.15 CBR Command

Command	Description	Access Level
CBR	Return the most recent circuit breaker reports for all circuit breakers in Compressed ASCII format.	1, B, P, A, O, 2
CBR *n* [a]	Return the most recent circuit breaker report for Circuit Breaker *n* in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

CBR TERSE

The **CBR TERSE** command omits the breaker report labels.

Table 14.16 CBR TERSE Command

Command	Description	Access Level
CBR TERSE	Return the most recent circuit breaker report for all circuit breakers in Compressed ASCII format; suppress the labels; transmit only the data lines.	1, B, P, A, O, 2
CBR *n* [a] **TERSE**	Return the most recent circuit breaker report for Circuit Breaker *n* in Compressed ASCII format; suppress the labels; transmit only the data lines.	1, B, P, A, O, 2

[a] Parameter *n* = breaker identification character.

CEVENT

NOTE: The SEL-400G relay does not support Compressed ASCII events.

The **CEVENT** command provides a Compressed ASCII response similar to the **EVENT** command. See *SEL Compressed ASCII Commands on page 15.28* for information on the Compressed ASCII command set.

CEV

Use the **CEV** command to gather relay event reports. When parameter *n* is 1–9999, *n* indicates the order of the event report. The most recent event report is 1, the next most recent report is 2, and so on. When parameter n is 10000–42767, *n* indicates the absolute serial number of the event report.

Table 14.17 CEV Command

Command	Description	Access Level
CEV	Return the most recent event report (including settings and summary) at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n* [a]	Return particular *n* event report (including settings and summary) at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

CEV ACK

Use **CEV ACK** to acknowledge viewing the oldest unacknowledged event on the present communications port. View this event with the **CEV NEXT** or **EVE NEXT** commands.

Table 14.18 CEV ACK Command

Command	Description	Access Level
CEV ACK	Acknowledge the oldest unacknowledged event at the present communications port.	1, B, P, A, O, 2

CEV C

Use **CEV C** to return a 15-cycle length event report with analog and digital information in Compressed ASCII format. The L*yyy* option overrides the **C** option (see **CEV L*yyy***).

Table 14.19 CEV C Command

Command	Description	Access Level
CEV C	Return the most recent event report at a 15-cycle length with 8-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV C *n*	Return particular n event report at a 15-cycle length with 8-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

CEV L

Use **CEV L** to return a large resolution event report in Compressed ASCII format. The S*x* option overrides the **L** option (see **CEV S*x***).

NOTE: Not all SEL-400 series relays support the CEV L option.

Table 14.20 CEV L Command

Command[a]	Description	Access Level
CEV L	Return the most recent event report at full length with large resolution data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n* L	Return particular n event report at full length with large resolution data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *CEV on page 14.6*.

CEV L*yyy*

Command **CEV L*yyy*** returns a specified length event report in Compressed ASCII format, where **L*yyy*** indicates a length of *yyy* cycles. You can specify *yyy* from 1 cycle to a value including and beyond the event report total cycle length. If *yyy* is longer than the total length, the relay returns the full event report. The **L*yyy*** option overrides the **C** option.

Table 14.21 CEV L*yyy* Command

Command	Description	Access Level
CEV L*yyy*	Return *yyy* cycles of the most recent event report (including settings) with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n*[a] L*yyy*	Return *yyy* cycles of a particular n event report with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *CEV on page 14.6*.

CEV NEXT

CEV NEXT returns the oldest unacknowledged event report on the present communications port in Compressed ASCII format.

Table 14.22 CEV N Command

Command	Description	Access Level
CEV N	Return the oldest unacknowledged event report with 4-samples/cycle sampling in Compressed ASCII format.	1, B, P, A, O, 2

CEV NSET

The **CEV NSET** command returns the Compressed ASCII event report with no relay settings.

Table 14.23 CEV NSET Command

Command	Description	Access Level
CEV NSET	Return the most recent event report without settings at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n*[a] NSET	Return a particular n event report without settings at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

CEV NSUM

The **CEV NSUM** returns the Compressed ASCII event report with no event summary.

Table 14.24 CEV NSUM Command

Command	Description	Access Level
CEV NSUM	Return the most recent event report without the event summary at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n*[a] NSUM	Return a particular n event report without the event summary at full length with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *CEV on page 14.6*.

CEV S*x*

Use the **CEV S*x*** command to specify the sample data resolution of the Compressed ASCII event report. The sample data resolution *x* can be 4, 8, or 12, depending on the relay; the default value is 4-samples/cycle if you do not specify **S*x***. The **S*x*** option overrides the **L** option.

Table 14.25 CEV S*x* Command

Command	Description	Access Level
CEV S*x*	Return the most recent event report at full length with *x*-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n*[a] S*x*	Return a particular n event report at full length with *x*-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number: see *CEV on page 14.6*.

CEV TERSE

The **CEV TERSE** command returns a Compressed ASCII event report without the event report labels.

Table 14.26 CEV TERSE Command

Command	Description	Access Level
CEV TERSE	Return the most recent event report at full length without the report labels with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2
CEV *n*[a] TERSE	Return a particular n event report at full length without the report labels with 4-samples/cycle data in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

Use the **TERSE** option with any of the **CEV** commands except **CEV ACK**.

CEV Command Option Combinations

You can combine options **C**, **L**, **L*yyy***, ***n***, **NSET**, **NSUM**, **S*x***, and **TERSE** in one command. Enter the options according to the following guidelines:

- The **L*yyy*** option overrides the **C** option
- The **S*x*** option overrides the **L** option
- Enter the options in any order

Table 14.27 lists the choices you can make in the **CEV** command. Combine options on each row, selecting one option from each column, to create a **CEV** command.

Table 14.27 CEV Command Option Groups

Acknowledge	Event Number	Data Resolution	Report Type	Report Length	Omit
ACK	***n*, NEXT**	**S*x*, L**	**C**	**L*yyy*, C**	**NSET, NSUM, TERSE**

The following examples illustrate some possible option combinations.

Example	Description
CEV L10 S8	Return 10 cycles of an 8-samples/cycle Compressed ASCII event report for the most recent event.
CEV L10 L	Return 10 cycles of an large resolution Compressed ASCII event report for the most recent event (same as above).
CEV 2 C NSUM TERSE	For the second most recent event, return 15 cycles of the event in Compressed ASCII format with no event summary and no report label lines with large resolution data.

CFG

In TiDL and IEC Sampled Values (SV) subscriber relays, certain aspects of the relay must be configured before the relay can be set. This command is used to perform this configuration.

CFG CTNOM

In TiDL and IEC SV subscriber relays, use the **CFG CTNOM** command to inform the relay which CT inputs are 1 A nominal and which are 5 A nominal. (By default, the relay assumes all CT inputs are 5 A nominal.) This is necessary so the relay scales the information correctly. See *Section 2: Installation* of the product-specific instruction manual for more information on using this command as part of configuring the relay. This will restart the relay and force all settings to default, so this command must be made before making any other settings in the relay.

Table 14.28 CFG CTNOM Command

Command	Description	Access Level
CFG CTNOM *n* [a]	Change nominal CT configuration to selected value	2

[a] The parameter *n* (or parameters) is relay-specific.

CFG NFREQ

In TiDL relays, use the **CFG NFREQ** command to set the nominal frequency of the relay (which is 60 Hz by default). In relays that do not support TiDL, the nominal frequency is controlled by the NFREQ Global setting. This should be configured after the nominal currents are configured (through the use of the **CFG CTNOM** command) and before settings are loaded into the relay. This will restart the relay.

Table 14.29 CFG NFREQ Command

Command	Description	Access Level
CFG NFREQ *f*	Change nominal frequency to *f* (50 or 60)	2

CHISTORY

The **CHISTORY** command provides a **HISTORY** report in the Compressed ASCII format.

CHI

Use the **CHI** command to gather one-line descriptions of event reports.

Table 14.30 CHI Command

Command	Description	Access Level
CHI	Return the data as contained in the History report (short form descriptions) for the most recent 100 event reports in Compressed ASCII format (for SEL-2030 compatibility).	1, B, P, A, O, 2
CHI A	Return one-line descriptions of the most recent 100 event reports in Compressed ASCII format.	1, B, P, A, O, 2
CHI *k*	Return one-line descriptions of the most recent *k* number of event reports in Compressed ASCII format.	1, B, P, A, O, 2

CHI TERSE

The **CHI TERSE** command returns a Compressed ASCII event report without the event report label lines.

Table 14.31 CHI TERSE Command

Command	Description	Access Level
CHI TERSE	Return one-line descriptions for the most recent 100 event reports without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CHI *k* TERSE	Return one-line descriptions for the most recent k number of event reports without the label lines in Compressed ASCII format.	1, B, P, A, O, 2

CLOSE *n*

Use the **CLOSE *n*** command to close a circuit breaker. The main board circuit breaker jumper (on jumper BREAKER) must be in place. Further, you must enable breaker control for any breakers you want to control.

NOTE: The SEL-487B does not support the **CLOSE** command.

The **CLOSE *n*** command asserts Relay Word bit CC*n*. The CC*n* bit must be included in the close SELOGIC equation for breaker *n* (BK*n*MCL) for this command to effect a close operation. The relay uses these equations and additional relay logic to assert a control output (for example, OUT103 := BK1CL) to close a circuit breaker.

NOTE: CC*n* Relay Word bits are pulsed for two processing intervals in the SEL-487E.

Table 14.32 CLOSE *n* Command

Command	Description	Access Level
CLOSE *n*	Command the relay to close Circuit Breaker *n*.	B, P, A, O, 2

If the circuit breaker control enable jumper BREAKER is in place, the relay responds with `Close breaker (Y/N)?`. When you answer **Y <Enter>** (for yes), the relay prompts, `Are you sure (Y/N)?`. If you again answer **Y <Enter>**, the relay asserts the Relay Word bit for one processing interval.

If you have assigned a circuit breaker auxiliary contact (52A) to a relay control input (based on the 52AA*n*, 52ABn, 52AC*n* settings), the relay waits 0.5 second, checks the state of the circuit breaker, and issues either a `Breaker OPEN` or `Breaker CLOSED` message.

If circuit breaker control enable jumper BREAKER is not in place, the relay aborts the command and responds, `Aborted: the breaker jumper is not installed`. If the relay is disabled, the relay responds with `Command aborted because relay is disabled`. If Breaker *n* is not enabled and you issue the **CLOSE *n*** command, the relay responds with `Breaker n is not available`.

COMMUNICATIONS

The **COMMUNICATIONS** command displays communications statistics for the MIRRORED BITS communications channels and for synchrophasor client channels. Some relays support additional options to the **COM** command besides those described here.

COM *c*

Use the **COM *c*** command to view records of the MIRRORED BITS communications buffers for specific relay communications channels.

Table 14.33 COM *c* Command[a]

Command	Description	Access Level
COM A	Return a summary report of the last 255 records in the communications buffer for MIRRORED BITS communications Channel A.	1, B, P, A, O, 2
COM B	Return a summary report of the last 255 records in the communications buffer for MIRRORED BITS communications Channel B.	1, B, P, A, O, 2
COM M	Return a summary report of the last 255 records in the communications buffer for either MIRRORED BITS communications Channel A or Channel B when only one channel is enabled.	1, B, P, A, O, 2

[a] Parameter *c* is A, B, or M for Channel A, Channel B, and MIRRORED BITS communications channels, respectively.

The *c* option in the **COM** command is **A** for MIRRORED BITS communications Channel A, B for MIRRORED BITS communications Channel B, and Channel M for the MIRRORED BITS communications channels in general. If both MIRRORED BITS communications channels are in use, then the **M** option does not function and you must specify **A** or **B**.

COM *c* C and COM *c* R

The **COM *c* C** and **COM *c* R** commands clear/reset the communications buffer data for the specified Channel *c*. Options **C** and **R** are identical.

Table 14.34 COM *c* C and COM *c* R Command

Command	Description	Access Level
COM A C	Clear/reset communications buffer data for MIRRORED BITS communications Channel A.	P, A, O, 2
COM B R	Clear/reset communications buffer data for MIRRORED BITS communications Channel B.	P, A, O, 2
COM M C	Clear/reset communications buffer data for either MIRRORED BITS communications Channel A or Channel B when only one channel is enabled.	P, A, O, 2

COM *c* L *m n* and COM *c* L date1 date2

Use **COM *c* L** to list the records in the communications buffer in a specified manner. The relay returns the list of records in rows. You can specify a range of buffer records in forward or reverse chronological order or in forward or reverse date order. Date parameter entries depend on the setting DATE_F format you chose in the relay Global settings.

The relay organizes the records in rows in a 256-entry buffer in newest to oldest time order. The relay puts the newest record in the buffer and discards the oldest record if the buffer is full.

Table 14.35 is a representative list of options for listing records in the communications buffer.

Table 14.35 COM *c* L Command

Command	Description	Access Level
COM A L	Display all available records from MIRRORED BITS communications Channel A; the most recent record is Row 1 (at the top of the report) and the oldest record is at the bottom of the report.	1, B, P, A, O, 2
COM B L *k* [a]	Display the first *k* records for MIRRORED BITS communications Channel B; the most recent record is Row 1 (at the top of the report) and the oldest record is at the bottom of the report.	1, B, P, A, O, 2
COM M L *m n* [b]	Display the records for either MIRRORED BITS communications Channel A or Channel B when only one channel is enabled; show the records with Record *m* at the top of the report through Record *n* at the bottom of the report.	1, B, P, A, O, 2
COM A L *date1* [c]	Display the records from MIRRORED BITS communications Channel A on the date *date1*.	1, B, P, A, O, 2
COM B L *date1 date2* [c]	Display the records from MIRRORED BITS communications Channel B between the dates *date1* and *date2*. The date listed first, *date1*, is at the top of the report; the date listed second, *date2*, is at the bottom of the report.	1, B, P, A, O, 2

[a] Parameter *k* indicates a specific number of communications buffer records.

[b] Parameters *m* and *n* are communications buffer row numbers.

[c] Enter *date1* and *date2* in the same format as Global setting DATE_F.

COM PTP

The **COM PTP** command provides a report of the Precision Time Protocol (PTP) data sets maintained by the device as well as statistics for the measured time offsets with the parent (master) clock. The PTP data sets contain information about the state, identity, and configuration of the local, parent, and grandmaster clocks in addition to properties of the time being distributed by the grandmaster clock.

Table 14.36 COM PTP Command

Command	Description	Access Level
COM PTP	Display PTP data sets and offset statistics	2
COM PTP C	Clears PTP offset statistics	2

If EPTP = N or the relay hardware does not support PTP, then the **COM PTP** command will respond with `PTP Not Enabled`. If a settings change is in progress or if the hardware is not yet initialized, then the **COM PTP** command will respond with `Data unavailable, please try again later`.

```
=>>COM PTP <Enter>

Relay 1                                  Date: 02/24/2016  Time: 15:08:43.516
Station A                                Serial Number: 0000000000

PTP offset statistics previously cleared on 02/24/2016 14:08:36.303 (UTC)


Settings Data Set
  PTP Profile : Default
  Transport Mechanism : Layer2
  Path Delay : P2P


Default Data Set
  Two Step : true
  Clock Identity : 00 30 A7 FF FE 44 55 66
  Number of Ports : 1
  Clock Quality
    Clock Class : 255
    Clock Accuracy : 254
    Offset Log Variance : 0
  Priority1 : 255
  Priority2 : 255
  Domain Number : 1
  Slave Only : true


Current Data Set
  Steps Removed : 1
  Offset from Master : -5 ns
  Mean Path Delay : 0 ns


Parent Data Set
  Parent Port Identity
    Clock Identity : 00 30 A7 FF FE 04 7C 22
    Port Number : 1
  Grandmaster Clock Identity : 00 30 A7 FF FE 04 7C 22
  Grandmaster Clock Quality
    Clock Class : Synchronized with PTP timescale (6)
    Clock Accuracy : Within 25 ns
    Offset Log Variance : 0
  Grandmaster Priority1 : 0
  Grandmaster Priority2 : 0
```

Figure 14.1 Sample COM PTP Command Response

```
Time Properties Data Set
  Current UTC Offset : 0
  Current UTC Offset Valid : true
  Leap59 : false
  Leap61 : false
  Time Traceable : true
  Frequency Traceable : true
  PTP Timescale : true
  Time Source : PTP
  Local Time Offset
    Offset Valid : true
    Name : PST
    Current Offset : 3600
    Jump Seconds : 3600
    Time of Next Jump : 1456797635


Port Data Set
  Port Identity
    Clock Identity : 00 30 A7 FF FE 44 55 66
    Port Number: 1
  Port State : SLAVE
  Log Pdelay Request Interval : 0
  Peer Mean Path Delay : 0 ns
  Announce Receipt Timeout : 2 intervals
  Path Delay Mechanism : Peer-to-Peer
  Failed to Receive Response : true
  Received Multiple Pdelay Responses : false
  Reason for Non-synchronization :


Time Offset Statistics
  Mean : -0.013393 ns
  Standard Deviation : 5.291062 ns
  Latest Time Offsets with respect to Reference Time (in ns)
    #1 :                        -5
    #2 :                        -1
    #3 :                         0
    #4 :                         1
    #5 :                        -1
    #6 :                         2
    #7 :                         8
    #8 :                         3
    #9 :                         1
    #10 :                       -9
    #11 :                        2
    #12 :                        0
    #13 :                        3
    #14 :                       -4
    #15 :                       -9
    #16 :                        5
    #17 :                       -1
    #18 :                       -4
    #19 :                       -4
    #20 :                        1
    #21 :                        5
    #22 :                        7
    #23 :                       -7
    #24 :                       -1
    #25 :                        6
    #26 :                       -2
    #27 :                       -2
    #28 :                        8
    #29 :                       -5
    #30 :                        2
    #31 :                        0
    #32 :                       -2

=>>
```

Figure 14.1 Sample COM PTP Command Response (Continued)

COM RTC

Use the **COM RTC** to get a report on the status of the configured synchrophasor client channels.

NOTE: Not all SEL-400 series relays support synchrophasors.

Table 14.37 COM RTC Command

Command[a]	Description	Access Level
COM RTC	Return a report describing the communications on all enabled synchrophasor client channels.	1, B, P, A, O, 2
COM RTC A	Return a report describing the communications on synchrophasor client Channel A.	1, B, P, A, O, 2
COM RTC B	Return a report describing the communications on synchrophasor client Channel B.	1, B, P, A, O, 2

[a] Parameter *c* is A, B, or absent for Channel A, Channel B, or all enabled channels, respectively.

COM RTC *c* C and COM RTC *c* R

The **COM RTC C** and **COM RTC R** commands clear/reset the maximum packet delay. The **C** and **R** options are identical.

Table 14.38 COM RTC *c* C and COM RTC *c* R Command

Command	Description	Access Level
COM RTC C	Clear/reset the maximum packet delay on all enabled synchrophasor client channels.	P, A, O, 2
COM RTC A R	Clear/reset the maximum packet delay on synchrophasor client Channel A.	P, A, O, 2
COM RTC B C	Clear/reset the maximum packet delay on synchrophasor client Channel B.	P, A, O, 2

COM SV

COM SV (SEL SV Publisher Relays)

NOTE: Not all SEL-400 series relays support the **COM SV** command

The **COM SV** command displays information and statistics for the SV publications that can be used for troubleshooting purposes.

Table 14.39 COM SV Command (SEL SV Publisher Relays)

Command	Description	Access Level
COM SV	Displays information for the SV publications	1, B, P, A, O, 2
COM SV *k*	Displays information for the SV publications successively for *k* times	1, B, P, A, O, 2

The information displayed for each SV publication is described in *Table 14.40*.

Table 14.40 Accessible Information for Each SV Publication

Data Field	Description
SEL TEST SV Mode	When SEL TEST SV Mode = OFF, the SEL SV publisher relay is publishing normal SV messages. When SEL TEST SV Mode = ON, the SEL SV publisher relay is publishing TEST SV messages. When SEL TEST SV Mode = ON, Relay Word bit SVPTST is asserted; SVPTST is deasserted otherwise. See *TEST SV on page 14.67* in this section for more information.
SV Control Reference	This field represents the control reference for the SV publication. When the SEL SV publisher relay is configured via Configured IED Description (CID) file, this field includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and the SampledValueControl name (SV Control Block Name). e.g., SEL_421CFG/LLN0MSMSVCB01 When the SEL SV publisher relay is configured via the Port 5 SV settings, this field is blank.
Multicast Address (MultiCastAddr)	This field is the multicast destination address for the SV publication and is expressed as six sets of hexadecimal values.
Priority Tag (Ptag)	This decimal field is the priority tag value. Spaces are used if the priority tag is unavailable or unknown.
VLAN (Vlan)	This decimal field is the virtual LAN of the SV publication. Spaces are used if the VLAN is unavailable or unknown.
AppID	This hexadecimal field is the value of the Application Identifier for the SV publication.
Sampled Value Identifier (SV ID)	This field is the identifier string value for the SV publication (as many as 63 characters).
Synchronization State (smpSynch)	This field represents the time-synchronization source of the SEL SV publisher relay at the time of the most recent SV published message. 0: Not synchronized. 1: Synchronized by an unspecified local area clock signal (low-accuracy). 2: Synchronized by a global area clock signal (high-accuracy). 3, 4: Reserved. 5–54: Synchronized by a grandmaster clock identified with this ID (PTP power profile only).
Data Set Reference	This field contains the DataSetReference (Data Set Reference) for the SV publication. When the SEL SV publisher relay is configured via CID file, this field includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and SampledValueControl datSet (Data Set Name), e.g., SEL_421CFG/LLN0$PhsMeas1. When the SEL SV publisher relay is configured via the Port 5 SV settings, this field is blank.

Figure 14.2 shows an example response to the **COM SV** command with the SEL SV publisher relay configured via CID file.

```
=>>COM SV <Enter>

IEC 61850 Mode /Behavior: ON
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF

SV Publication Information

 MultiCastAddr   Ptag:Vlan AppID  smpSynch
--------------------------------------------------------------------------------

SEL_421CFG/LLN0$MS$MSVCB01
 01-0C-CD-04-00-01  4:1    4001      2
 SV ID: 4001
 Data Set: SEL_421CFG/LLN0$PhsMeas1

SEL_421CFG/LLN0$MS$MSVCB02
 01-0C-CD-04-00-02  4:1    4002      2
 SV ID: 4002
 Data Set: SEL_421CFG/LLN0$PhsMeas2

SEL_421CFG/LLN0$MS$MSVCB03
 01-0C-CD-04-00-03  4:1    4003      2
 SV ID: 4003
 Data Set: SEL_421CFG/LLN0$PhsMeas3
```

Figure 14.2 COM SV Command Response When CID Configuration Is Used by the SEL SV Publisher Relay

Figure 14.3 shows an example response to the **COM SV** command with the SEL SV publisher relay configured via Port 5 Settings.

```
=>>COM SV <Enter>

IEC 61850 Mode /Behavior: ON
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF

SV Publication Information

 MultiCastAddr   Ptag:Vlan AppID  smpSynch
--------------------------------------------------------------------------------

 01-0C-CD-04-00-01  4:1    4101      2
 SV ID: 4101
 Data Set:

 01-0C-CD-04-00-02  4:1    4102      2
 SV ID: 4102
 Data Set:

 01-0C-CD-04-00-03  4:1    4103      2
 SV ID: 4103
 Data Set:
```

Figure 14.3 COM SV Command Response When Port 5 Settings Are Used by the SEL SV Publisher Relay

If the **COM SV** command is issued during CID file processing or right after SV settings change in Port 5, the relay responds with `IEC 61850 configuration is in progress. No SV statistics available.`

If the Port 5 settings for SV are not in use (SVTXEN = 0), and the CID file is not present or is invalid when the **COM SV** command is issued, the relay responds with `Error detected in parsing the CID file. All SV processing disabled.`

If the Port 5 SV settings are not in use and no SV publications or subscriptions are configured in the CID file when the **COM SV** command is issued, the relay responds with `No SV publications configured.`

COM SV (SV Subscriber Relays)

The **COM SV** command displays information and statistics for the SV subscriptions that can be used for troubleshooting purposes.

Table 14.41 COM SV Command (SEL SV Subscriber Relays)

Command	Description	Access Level
COM SV	Displays information for the SV subscriptions.	1, B, P, A, O, 2
COM SV *k*	Displays information for the SV subscriptions successively for *k* times.	1, B, P, A, O, 2
COM SV S	Displays a list with the SubsID, AppID, and ControlBlockReference identifier for each of the SV subscriptions configured.	1, B, P, A, O, 2
COM SV S [id|ALL]	Displays statistics information and downtime timers for all [ALL] or a specific SV subscription [id] based on the parameters entered.	1, B, P, A, O, 2
COM SV S [id|ALL] [L]	Displays an extended report containing statistics information, downtime timers and occurred failures for all [ALL] or a specific SV subscription [id] based on the parameters entered.	1, B, P, A, O, 2
COM SV S [id|ALL] C	Clears the statistics for a particular SV subscription if the identifier [id] is entered. Otherwise clears the statistics for all the configured SV subscriptions whether or not the [ALL] parameter is entered.	1, B, P, A, O, 2

Table 14.42 describes the available information for each SV subscription when commands in *Table 14.41* are entered.

Table 14.42 Accessible Information for Each IEC 61850 SV Subscription (Sheet 1 of 2)

Data Field	Description
SEL TEST SV Mode	This field indicates whether or not the SEL SV subscriber relay is in SEL TEST SV Mode. If ON, then the SEL SV subscriber relay accepts SV publications that have the TEST bit of the quality attribute set. While in Test mode, the SEL SV subscriber relay continues to accept SV publications that do not have the TEST bit of the quality attribute set. When SEL TEST SV Mode = ON, Relay Word bit SVSTST is asserted; SVSTST is deasserted otherwise. See *TEST SV on page 14.67* for more information.
SIMULATED Mode	This field indicates whether or not the SEL SV subscriber relay is currently accepting simulated SV publications. If ON, then the SEL SV subscriber relay accepts all the SV publications that have the LPHDSIM mode set. See the *Section 17: IEC 61850 Communication* for more information about the Simulated Mode.
SV Control Reference	This field represents the control reference for the SV subscriptions. When the SEL SV subscriber relay is configured via CID file, this field includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and the SampledValueControl name (SV Control Block Name). e.g., SEL_421CFG/LLN0MSMSVCB01 When the SEL SV subscriber relay is configured via the Port 5 SV settings, this field is blank.
AppID	This hexadecimal field represents the value of the Application Identifier for the SV subscription.
Accumulated downtime duration (since last reset)	Displays the accumulated downtime duration attributed to errors since the last time the statistics were cleared.

Table 14.42 Accessible Information for Each IEC 61850 SV Subscription (Sheet 2 of 2)

Data Field	Description
Maximum downtime duration	Displays the maximum duration of continuous downtime attributed to errors, accumulated over the previous 30-second maximum rolling window to the issue of the **COM SV** command.
Code (SV Subscriptions Failure Report)	Displays one of the values under *Table 14.43* either for warning or error code. This code indicates a warning or error code for each SV subscription in effect at the time the command was executed. If multiple warnings or errors are present for an SV subscription, only the code with the highest priority is displayed. If the **COM SV S [id|ALL] L** is executed, a listed report containing the last eight most recent failures with the highest priority error code will be displayed for one or all the SV subscriptions based in the parameters entered.
Multicast Address (MultiCastAddr)	This field is the multicast destination address for the received SV message expressed as six sets of hexadecimal values.
Priority Tag (Ptag)	This decimal field is the priority tag value. Spaces are used if the priority tag is unavailable or unknown.
VLAN (Vlan)	This decimal field is the virtual LAN of the received SV message. Spaces are used if the VLAN is unavailable or unknown.
Sampled Value Identifier (SV ID)	This field is the identifier string value for the received SV message (as many as 63 characters).
Synchronization State (smpSynch)	This field represents the time-synchronization source for the most recent received SV message. 0: Not synchronized. 1: Synchronized by an unspecified local area clock signal (low-accuracy). 2: Synchronized by a global area clock signal (high-accuracy). 3, 4: Reserved. 5–254: Synchronized by a grandmaster clock identified with this ID (PTP power profile only).
Data Set Reference	This field contains the DataSetReference (Data Set Reference) for the received SV message. When the SEL SV subscriber relay is configured via CID file, this field includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and SampledValueControl datSet (Data Set Name), e.g., SEL_421CFG/LLN0$PhsMeas1. When the SEL SV subscriber relay is configured via the Port 5 SV settings, this field is blank.
Network Delay	This field contains the calculated real-time network delay SVND*mm*[a] for a SV subscription. When the SEL SV subscriber relay is in coupled clock mode (SVCC = 1) and subscribed to an SV publication (SVS*mm*OK = 1), this field contains the value of the network delay (SVND*mm*) for this particular SV subscription. If SVND*mm* > 9.99 ms, this field is `$$$`. When the SEL SV subscriber relay is not in coupled clock mode (SVCC = 0) or not subscribed to a SV publication (SVS*mm*OK = 0), this field is `NA`.

[a] Parameter *mm* = 1–7, representing the SV identifier for that SV subscription.

Table 14.43 Warning and Error Codes for SV Subscriptions

Code	Enumeration[a]	Definition	Error/Warning
–	0	No errors present.	–
–	1	The subscribing device is disabled or becomes unresponsive.	Error
MSG CORRUPTED	2	Displayed when a received SV message does not meet the proper format or is corrupted.	Error
ASDU ERROR	3	Displayed when the noASDU (Number of Application Service Data Units [ASDUs]) is greater than one. The SEL SV subscriber relay only supports a maximum of one ASDU per stream.	Error
SVID RANGE ERR	4	Displayed when the SVID of the received SV message is less than 1 character or greater than 63 characters long.	Error
SMPCNT RANGE ERR	5	Displayed when the out-of-range (OOR) error occurs. This error is present when the smpCnt exceeds the expected range (0–3999 for 4 kHz or 0–4799 for 4.8 kHz).	Error
CONF REV MISMA	6	Displayed when the value of the configuration revision number in the received SV message does not match with the value of the configuration revision number present in the CID file.	Error
SMPSYNC MISMA	7	Displayed when the SmpSynch of the received SV message does not match with the SmpSynch value of the first configured SV subscription. This message is also displayed if a received SV message is rejected because its SmpSynch value is zero.	Error
PDU LENGTH ERR	8	Displayed when the length of received SV message does not match with the length reported in the header of the SV message structure.	Error
SV STREAM LOST	9	Displayed after the SEL SV subscriber relay has not received four or more consecutive SV messages.	Error
INVALID QUAL	10	Displayed when any of the quality bits in *Table 14.44* are non-zero for any of the subscribed current or voltage channels (excluding the neutral channels) in a received SV message and the SEL SV subscriber relay is not in TEST Mode (SVSTST = 0). After three consecutive invalid SV messages are interpolated, subsequent received packets are discarded.	Error
CH DLY EXCEEDED	11	Displayed when the measured network delay (SVND*mm*[b]) of any subscribed SV messages exceeds the configured CH_DLY setting when in coupled clock mode (SVCC = 1).	Warning
INTERPOLATED	12	Displayed after the loss of 1–3 consecutive SV messages when the SEL SV subscriber relay starts to interpolate the lost SV message.	Warning
OUT OF SEQUENC	13	Displayed when the out-of-sequence (OOS) error occurs. This error is present when the smpCnt value between the received SV messages is not sequential.	Warning
QUALITY (TEST)	14	Displayed when the TEST bit of the quality attribute in a received SV message is set and the SEL SV subscriber relay is in TEST mode (SVSTST = 1).	Warning
SIMULATED	–[c]	Displayed when the LPHDSIM mode in the received SV message is set.	Warning

[a] Enumerations are used to communicate SV error codes in the LSVS logical node.

[b] Parameter *mm* = 1–7, representing the SV identifier for that SV subscription.

[c] Simulation mode is indicated in the LSVS logical node by SimSt.stVal and is not part of the ErrSt.stVal enumeration list.

Table 14.44 details the quality bits defined by the IEC 61850-7-3:2010 standard (Section 6.2.1, Table 2) as well as the derived extension from the IEC 61850 9-2LE_R2-1 standard. If any of the quality bits (shown in italics) in *Table 14.44* is non-zero for any of the subscribed current or voltage channels excluding the neutral channels and unmapped channels in a received SV message, the corresponding incoming SV message is discarded.

Table 14.44 Quality Bits in an IEC SV Message

Attribute	Default Value
validity	Good
detailQual	
Overflow	FALSE
outOfRange	FALSE
badReference	FALSE
oscillatory	FALSE
Failure	FALSE
oldData	FALSE
inconsistent	FALSE
inaccurate	FALSE
Source	process
Test	FALSE
operatorBlocked	FALSE
Derived[a]	FALSE

[a] All values of the derived quality attribute are accepted.

Figure 14.4 gives an example response to the **COM SV** command with the SEL SV subscriber relay configured via CID file.

```
=>>COM SV <Enter>

IEC 61850 Mode /Behavior: ON
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF

SV Subscription Status

 MultiCastAddr   Ptag:Vlan AppID  smpSynch    Code          Network Delay(ms)
-------------------------------------------------------------------------------
SEL_4217_MU01CFG/LLN0$MS$MU01_MSVCB01
 01-0C-CD-04-00-A1  4:5    41A1      2                            0.83
 SV ID: 41A1
 Data Set: SEL_4217_MU01CFG/LLN0$PhsMeas1

SEL_4217_MU02CFG/LLN0$MS$MU02_MSVCB01
 01-0C-CD-04-00-A2  4:5    41A2      1        SIMULATED           0.83
 SV ID: 41A2
 Data Set: SEL_4217_MU02CFG/LLN0$PhsMeas1

SEL_4217_MU03CFG/LLN0$MS$MU03_MSVCB01
 01-0C-CD-04-00-A3  4:5    41A3      2                            NA
 SV ID: 41A3
 Data Set: SEL_4217_MU03CFG/LLN0$PhsMeas1

SEL_4217_MU04CFG/LLN0$MS$MU04_MSVCB01
 01-0C-CD-04-00-A4  4:5    41A4      1        INTERPOLATED        1.83
 SV ID: 41A4
 Data Set: SEL_4217_MU04CFG/LLN0$PhsMeas1
```

Figure 14.4 COM SV Command Response When CID Configuration Is Used by the SEL SV Subscriber Relay

Figure 14.5 gives an example response to the **COM SV** command with the SEL SV subscriber relay configured via Port 5 settings.

```
=>>COM SV <Enter>

IEC 61850 Mode /Behavior: ON
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF

SV Subscription Status

 MultiCastAddr   Ptag:Vlan AppID  smpSynch    Code          Network Delay(ms)
-------------------------------------------------------------------------------

 01-0C-CD-04-00-A1   :     41A1      2       QUALITY (TEST)       0.63
 SV ID:
 Data Set:

 01-0C-CD-04-00-A2   :     41A2      2                            0.63
 SV ID:
 Data Set:

01-0C-CD-04-00-A3   :      41A3      2                            0.63
 SV ID:
 Data Set:

01-0C-CD-04-00-A4   :      41A4      2       INTERPOLATED         0.63
 SV ID:
 Data Set:
```

Figure 14.5 COM SV Command Response When Port 5 Settings Are Used by the SEL SV Subscriber Relay

Figure 14.6 gives an example response to the **COM SV S ALL L** command with the SEL SV subscriber relay configured via CID file.

```
=>>COM SV S ALL L <Enter>

TEST SV Mode: OFF

SIMULATED Mode: OFF

SV Subscription Status

 SV SubsID 1
--------------------------------------------------------------------------------
 Ctrl Ref: SEL_4217_MU01CFG/LLN0$MS$MU01_MSVCB01
 AppID   : 41A1
 Last Update : 05/12/2017 17:42:00

 Accumulated downtime duration (since last reset)   : 0000:00:00.002
 Maximum downtime duration                          : 00.000

 #    Date          Time        Failure
 1    05/13/2017    00:30:19    SV STREAM LOST
 2    05/13/2017    00:29:05    SMPSYNC MISMA

*Note - Only the highest priority error code for each stream is displayed

 SV SubsID 2
--------------------------------------------------------------------------------
 Ctrl Ref: SEL_4217_MU02CFG/LLN0$MS$MU02_MSVCB01
 AppID   : 41A2
 Last Update : 05/12/2017 17:42:00

 Accumulated downtime duration (since last reset)   : 0000:00:00.000
 Maximum downtime duration                          : 00.000

 #    Date          Time        Failure

*Note - Only the highest priority error code for each stream is displayed

 SV SubsID 3
--------------------------------------------------------------------------------
 Ctrl Ref: SEL_4217_MU03CFG/LLN0$MS$MU03_MSVCB01
 AppID   : 41A3
 Last Update : 05/12/2017 17:42:00

 Accumulated downtime duration (since last reset)   : 0000:01:00.000
 Maximum downtime duration                          : 50.000

 #    Date          Time        Failure
 1    05/13/2017    23:10:19    SVID RANGE ERR

*Note - Only the highest priority error code for each stream is displayed

 SV SubsID 4
--------------------------------------------------------------------------------
 Ctrl Ref: SEL_4217_MU04CFG/LLN0$MS$MU04_MSVCB01
 AppID   : 41A4
 Last Update : 05/12/2017 17:42:01

 Accumulated downtime duration (since last reset)   : 0000:00:10.006
 Maximum downtime duration                          : 00.000

 #    Date          Time        Failure

*Note - Only the highest priority error code for each stream is displayed
```

Figure 14.6 COM SV S ALL L Command Response When CID Configuration Is Used by the SEL SV Subscriber Relay

If the **COM SV** command is issued during CID file processing or right after an SV settings change in Port 5, the relay responds with `IEC 61850 configuration is in progress. No SV statistics available.`

If the Port 5 settings for SV are not in use (SVTXEN = 0), and the CID file is not present or is invalid when the **COM SV** command is issued, the relay responds with `Error detected in parsing the CID file. All SV processing disabled.`

If the Port 5 SV settings are not in use and no SV subscriptions are configured in the CID file when the **COM SV** command is issued, the relay responds with `No SV Subscriptions configured.`

CONTROL *nn*

Use the **CONTROL *nn*** command to set, clear, or pulse internal Relay Word bits. Remote bits in SELOGIC control equations are similar to hardwired control inputs, in that you use these bits to affect relay operation from outside sources.

For control inputs, external input to the relay comes through the rear panel; in the case of the **CON *nn*** command, external control signals come through the communications ports. See *Remote Bits on page 5.12* for information on remote bits.

Table 14.45 CON *nn* Command

Command	Description	Access Level
CON *nn*[a] C	Clear Remote Bit *nn*.	P, A, O, 2
CON *nn* P	Pulse Remote Bit *nn* for one processing cycle.	P, A, O, 2
CON *nn* S	Set Remote Bit *nn*.	P, A, O, 2

[a] Parameter *nn* is the remote bit reference for RB*nn*.

If you enter **CON *nn*** with no set, clear, or pulse option specified, the relay responds, `Control RBnn:`. You must then provide the control action (set, clear, or pulse) that you want to perform. (The relay checks only the first character; you can type **Set** and **Clear**.) When you issue a valid **CON** command, the relay performs the control action immediately and displays `Remote Bit Operated`.

COPY

The **COPY** command copies the settings from one class instance to another instance in the same class. For example, you can copy Group settings from one group to another. You cannot copy Group settings to Port settings.

This command is limited to the same access level as the **SET** command for the class of settings you are copying.

Table 14.46 COPY Command

Command	Description	Access Level
COPY *m n*[a]	Copy settings from instance m of the Group settings to instance n of the Group settings.	P, A, O, 2
COPY *class m n*[b]	Copy settings from instance *m* of Class *class* to instance *n* of Class *class*.	P, A, O, 2

[a] Parameters *m* and *n* are 1 to 6 for the Group class and 1, 2, 3, and F for the Port class.

[b] Parameter class is S, P, and L for group settings, port settings, and protection SELOGIC control equations, respectively.

The parameters *m* and *n* must be valid and distinct (not the same) instance numbers. You can typically choose from classes of group (S), port (P), and protection SELOGIC control equations (L). Some SEL-400 series relays support copying additional classes. The **COPY** command is not available within the Automation class and is not available for the Breaker Monitor settings.

In addition, port settings instances must be compatible; you cannot copy from/to Port 5 and the other communications ports settings. You cannot copy to a port that is presently in transparent communication. If you attempt such a copy, the relay responds with `Cannot copy to a port involved in transparent communication`. In addition, you cannot copy to the present port (the port you are using to communicate with the relay). If you attempt such a copy, the relay responds with `Cannot copy port settings to present port`.

When you enter the **COPY** command with valid parameters, the relay responds with `Are you sure (Y/N)?`. Answer **Y <Enter>** (for yes) to complete copying.

If the destination instance is the active group, the relay changes to the new settings and pulses the SALARM Relay Word bit.

CPR

Use the **CPR** command to access the Signal Profile data for as many as 20 user-selectable analog values in Compressed ASCII format. Notice that the CPR records are in reverse chronological progression as compared to the PRO reports.

Table 14.47 CPR Command

Command	Description	Access Level
CPR	Displays the first 20 rows of the profile report, with the oldest row at the bottom and the latest row at the top.	1, B, P, A, O, 2
CPR *m*	Displays the first *m* rows of the profile report, with the oldest row at the bottom and the latest row at the top.	1, B, P, A, O, 2
CPR *m n (m > n)*	Displays the row between *m* and *n*, (including *m* and *n*).	1, B, P, A, O, 2
CPR *date1*	Displays all the rows that were recorded on that date, with the latest row at the bottom and the oldest row at the top.	1, B, P, A, O, 2
CPR *date1 date2*	Displays all the rows that were recorded on and between (including) *date1* and *date2* (*date1* chronologically precedes *date2*), with the latest row at the bottom and the oldest row at the top.	1, B, P, A, O, 2
CPR *date2 date1*	Displays all the rows that were recorded on and between (including) *date1* and *date2* (*date2* chronologically precedes *date1*), with the latest row at the bottom and the oldest row at the top.	1, B, P, A, O, 2
CPR TERSE	The **CPR TERSE** command omits the report labels.	1, B, P, A, O, 2

CSER

The **CSER** command provides an **SER** report in Compressed ASCII format. The default order of the **CSER** command (chronologically newest to oldest from list top to list bottom) is the reverse of the **SER** command (oldest to newest from list top to list bottom).

CSE

Use the **CSE** command to gather Sequential Events Recorder (SER) records. You can sort these records in numerical or date order.

Table 14.48 CSE Command (Sheet 1 of 2)

Command	Description	Access Level
CSE	Return all records from the SER in Compressed ASCII format, with the most recent (lowest number) at the beginning of the list and the oldest (highest number) at the end of the list.	1, B, P, A, O, 2
CSE *k* [a]	Return the *k* most recent records from the SER in Compressed ASCII format, with the most recent (lowest number) at the beginning of the list and the oldest (highest number) at the end of the list.	1, B, P, A, O, 2

Table 14.48 CSE Command (Sheet 2 of 2)

Command	Description	Access Level
CSE *m n* [b]	Return the SER records in Compressed ASCII format from *m* to *n*. If m is greater than n, then records appear with the oldest (highest number) at the beginning of the list and the most recent (lowest number) at the end of the list. If m is less than n, then records appear with the most recent (lowest number) at the beginning of the list and the oldest (highest number) at the end of the list.	1, B, P, A, O, 2
CSE *date1* [c]	Return the SER records in Compressed ASCII format on date *date1*.	1, B, P, A, O, 2
CSE *date1 date2* [c]	Return the SER records in Compressed ASCII format from date *date1* to date *date2*.	1, B, P, A, O, 2

[a] Parameter *k* indicates a specific number of SER records.
[b] Parameters *m* and *n* indicate an SER record number.
[c] Enter *date1* and *date2* in the same format as Global setting DATE_F.

CSE TERSE

The **CSE TERSE** command returns a SER report in Compressed ASCII format without labels; the relay sends only the data (including header data). You can apply the **TERSE** option with any of the **CSE** commands.

Table 14.49 CSE TERSE Command

Command	Description	Access Level
CSE TERSE	Return all SER records without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CSE *k* TERSE [a]	Return the *k* most recent SER records without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CSE *m n* TERSE [b]	Return the SER records in Compressed ASCII format from *m* to *n* without the label lines in Compressed ASCII format. If *m* is greater than *n*, then records appear with the oldest (highest number) at the beginning of the list and the most recent (lowest number) at the end of the list. If *m* is less than *n*, then records appear with the most recent (lowest number) at the beginning of the list and the oldest (highest number) at the end of the list.	1, B, P, A, O, 2
CSE *date1* TERSE [c]	Return the SER records in Compressed ASCII format on date date1 without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CSE *date1 date2* TERSE [c]	Return the SER records in Compressed ASCII format from date *date1* to date *date2* without the label lines in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *k* indicates a specific number of SER records.
[b] Parameters *m* and *n* indicate an SER record number.
[c] Enter *date1* and *date2* in the same format as Global setting DATE_F.

CSTATUS

The **CSTATUS** command provides a **STATUS** report in the Compressed ASCII format. The **TERSE** option eliminates the report label lines.

Table 14.50 CST Command

Command	Description	Access Level
CST	Return the relay status in Compressed ASCII.	1, B, P, A, O, 2
CST TERSE	Return the relay status in Compressed ASCII; suppress the label lines and transmit only the data lines.	1, B, P, A, O, 2

CSUMMARY

The **CSUMMARY** provides the same information as the **SUMMARY** command but in Compressed ASCII format. You can combine the *n*, **ACK**, **MB**, and **TERSE** options.

CSU

Use the **CSU** command to gather event report summaries.

Table 14.51 CSU Command

Command	Description	Access Level
CSU	Return the most recent event summary (with label lines) in Compressed ASCII format.	1, B, P, A, O, 2
CSU *n* [a]	Return a particular *n* event summary (with label lines) in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

When parameter *n* is 1–9999, *n* indicates the order of the event report. The most recent event report is 1, the next most recent report is 2, and so on. When parameter *n* is 10000–42767, *n* indicates the absolute serial number of the event report.

CSU ACK

Use the **CSU ACK** command to acknowledge an event summary that you recently retrieved with the **CSU NEXT** command on the present communications port.

Table 14.52 CEV ACK Command

Command	Description	Access Level
CSU ACK	Acknowledge the oldest unacknowledged event summary at the present communications port for Compressed ASCII format.	1, B, P, A, O, 2

CSU MB

The **CSU MB** command causes the relay to output the labels for the MIRRORED BITS communications channel data in Compressed ASCII format.

Table 14.53 CSU MB Command

Command	Description	Access Level
CSU MB	Return the MIRRORED BITS communications channel labels.	1, B, P, A, O, 2

CSU NEXT

Use the **CSU NEXT** command to view the oldest unacknowledged event summary in Compressed ASCII format.

Table 14.54 CSU N Command

Command	Description	Access Level
CSU N	View the oldest unacknowledged event summary.	1, B, P, A, O, 2

CSU TERSE

The **TERSE** command option returns an event summary report in Compressed ASCII format without labels; the relay sends only the data (including header data).

Table 14.55 CSU TERSE Command

Command	Description	Access Level
CSU TERSE	Return the event summary report without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CSU *n*[a] **TERSE**	Return a particular *n* event summary report without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
CSU N TERSE	View the oldest unacknowledged event summary without the label lines in Compressed ASCII format.	1, B, P, A, O, 2

[a] Parameter *n* indicates event number or serial order.

You can apply the **TERSE** option with any of the **CSU** commands except **CSU ACK** and **CSU MB**.

DATE

Use the **DATE** command to view and set the relay date. The relay can overwrite the date that you enter by using other time sources, such as IRIG and DNP3. Enter the **DATE** command with a date to set the internal clock date. You can separate the month, day, and year parameters with spaces, commas, slashes, colons, and semicolons.

Set the year in two-digit form (for dates 2000–2099) or four-digit form. If you enter the year as **12**, the relay date is 2012. You must enter the data in the format specified in the Global setting DATE_F.

If an IRIG-B time synchronization signal is connected to the relay, the DAT command cannot alter the month or day portion of the date. If the IRIG-B time SNTP time source is connected, the **DAT** command cannot alter any time setting.

Table 14.56 DATE Command

Command	Description	Access Level
DATE	Display the internal clock date.	1, B, P, A, O, 2
DATE ***date***[a]	Set the internal clock date.	1, B, P, A, O, 2

[a] Enter date parameters in the same order as Global setting DATE_F.

DNAME X

The **DNA X** command produces the ASCII names of all relay digital I/O (input/output) quantities reported in a Fast Meter message in Compressed ASCII format.

Table 14.57 DNA Command

Command	Description	Access Level
DNA X	Display ASCII names of all relay digital I/O.	0, 1, B, P, A, O, 2

DNP

The **DNP** command accesses the serial port DNP3 settings and is similar to the **SHOW D** command. Use the **DNP** or **DNP VIEW** command to show the relay serial port DNP3 settings beginning at the first setting label just like **SHOW D**. Issue the **DNP** command with any parameter *param* to set the serial port DNP3 settings; the relay begins at the first DNP3 setting just like **SET D**.

Table 14.58 DNP Command

Command	Description	Access Level
DNP	Show the serial port DNP3 settings (same as **SHOW D**).	1, B, P, A, P, O, 2
DNP VIEW	Show the serial port DNP3 settings (same as **SHOW D**).	1, B, P, A, P, O, 2
DNP *param*	Set the serial port DNP3 settings (same as **SET D**); begin at the first DNP3 setting.	P, A, O, 2

ETHERNET

The **ETH** command displays the current Ethernet port (Port 5) configuration and status. Communications statistics, such as the number of packets, bytes, and errors received and sent, are displayed for the ports that carry standard Ethernet, DNP3 or optional IEC 61850 communications. Other commands are available to display similar statistics for ports that exclusively carry other types of traffic, for example, **COM 87L** for 87L traffic.

ETH

Use the **ETH** command when troubleshooting Ethernet connections.

Table 14.59 ETH Command

Command	Description	Access Level
ETH	Displays information about Ethernet port(s)	1, B, P, A, O, 2

Figure 14.7 shows a sample **ETH** command response for a relay with four copper Ethernet ports and Port 5 setting NETMODE = SWITCHED. Different Ethernet configurations and different NETMODE settings result in slightly different information being displayed. See *Ethernet Communications on page 15.6* for a description of the settings and operating modes related to the Ethernet port.

```
==>>ETH <Enter>

Relay 1                                      Date: 09/03/2019  Time: 16:07:59.368
Station A                                    Serial Number: 1180730149

MAC 1: 00-30-A7-06-21-EE
MAC 2: 00-30-A7-06-21-EF
IP ADDRESS: 192.168.1.89/20
DEFAULT GATEWAY: 192.168.1.1

NETMODE: FAILOVER

PRIMARY PORT:      5C
ACTIVE PORT:       5D

            LINK   SPEED  DUPLEX  MEDIA
PORT 5C     Down   ---    ---     FX
PORT 5D     Up     100M   Full    TX

        PACKETS                BYTES               ERRORS
     SENT     RCVD         SENT        RCVD       SENT     RCVD
   318292   326702     40080159    22834008          0        4
```

Figure 14.7 Sample ETH Command Response

ETH C and ETH R

The **ETH C** and **ETH R** commands clear the Ethernet connection statistics. Option **C** and **R** are identical.

Table 14.60 ETH C and ETH R Command

Command	Description	Access Level
ETH C	Clears the statistics on Port 5 Ethernet connection	1, B, P, A, O, 2
ETH R	Clears the statistics on Port 5 Ethernet connection	1, B, P, A, O, 2

When you issue the **ETH C** and **ETH R** command, the relay sends the following prompt: `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the relay clears the Ethernet statistics and response: `Ethernet Statistics Cleared`.

EVENT

NOTE: The SEL-400G relay does not support 4-sample/cycle events. Filtered and unfiltered events are presented in the COMTRADE format.

Use the **EVENT** command to view the relay filtered event reports (see *Event Report on page 9.13* for information on event reports).

EVE

The **EVE** command displays the full-length event reports stored in relay memory. When parameter *n* is 1–9999, *n* indicates the order of the event report. The most recent event report is 1, the next most recent report is 2, and so on. When parameter *n* is 10000–42767, *n* indicates the absolute serial number of the event report.

Table 14.61 EVE Command

Command	Description	Access Level
EVE	Return the most recent event report (including settings and summary) at full length with 4-samples/cycle data.	1, B, P, A, O, 2
EVE *n*[a]	Return a particular n event report (including settings and summary) at full length with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

EVE A

The **EVE A** command returns only the analog information in the event report.

Table 14.62 EVE A Command

Command	Description	Access Level
EVE A	Return only the analog information for the most recent event report with 4-samples/cycle data.	1, B, P, A, O, 2
EVE A *n* [a]	Return only the analog information for a particular n event report with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *EVE on page 14.31*.

EVE ACK

Use **EVE ACK** to acknowledge the oldest unacknowledged event that you recently viewed with the **EVE NEXT** or the **CEV NEXT** commands on the present communications port.

Table 14.63 EVE ACK Command

Command	Description	Access Level
EVE ACK	Acknowledge the oldest unacknowledged event at the present communications port.	1, B, P, A, O, 2

If you attempt to acknowledge an event summary that you have not viewed on the present port with the **EVE NEXT** command, the relay responds with `Event summary number n has not been viewed with the NEXT option`.

EVE C

Use **EVE C** to return a 15-cycle length event report with both analog and digital data. You cannot mix the A and D options with the **EVE C** command. The L*yyy* option overrides the C option (see *EVE Lyyy on page 14.33*).

Table 14.64 EVE C Command

Command	Description	Access Level
EVE C	Return the most recent event report at a 15-cycle length with large resolution data.	1, B, P, A, O, 2
EVE C *n* [a]	Return a particular *n* event report at a 15-cycle length with large resolution data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *EVE on page 14.31*.

EVE D

Use **EVE D** to return only the digital information in the event report.

Table 14.65 EVE D Command

Command	Description	Access Level
EVE D	Return only the digital information for the most recent event report with 4-samples/cycle data.	1, B, P, A, O, 2
EVE D *n* [a]	Return only the digital information for a particular n event report with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number (see *EVE on page 14.31*).

EVE L

Use **EVE L** to return a large resolution event report. The **S*x*** option overrides the **L** option (see *EVE Sx on page 14.34*).

Table 14.66 EVE L Command

Command	Description	Access Level
EVE L	Return the most recent event report at full length with large resolution data.	1, B, P, A, O, 2
EVE *n*[a] L	Return a particular *n* event report at full length with large resolution data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

EVE L*yyy*

Command **EVE L*yyy*** returns a specified length event report, where **L*yyy*** indicates a length of *yyy* cycles. You can specify *yyy* from 1 cycle up to a value including and exceeding the event report total cycle length. If *yyy* is longer than the total length, the relay returns the full duration event report. The **L*yyy*** option overrides the **C** option.

Table 14.67 EVE L*yyy* Command

Command[a]	Description	Access Level
EVE L*yyy*	Return *yyy* cycles of the most recent event report (including settings) with 4-samples/cycle data.	1, B, P, A, O, 2
EVE *n* L*yyy*	Return *yyy* cycles of a particular n event report with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *EVE on page 14.31*.

EVE NEXT

EVE NEXT returns the oldest unacknowledged event report on the present communications port.

Table 14.68 EVE N Command

Command	Description	Access Level
EVE N	Return the oldest unacknowledged event report with 4-samples/cycle data.	1, B, P, A, O, 2

EVE NSET

The **EVE NSET** command returns the event report with no relay settings.

Table 14.69 EVE NSET Command

Command	Description	Access Level
EVE NSET	Return the most recent event report without settings at full length with 4-samples/cycle data.	1, B, P, A, O, 2
EVE *n*[a] NSET	Return a particular n event report without settings at full length with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see *EVE on page 14.31*.

EVE NSUM

The **EVE NSUM** returns the event report with no event summary.

Table 14.70 EVE NSUM Command

Command	Description	Access Level
EVE NSUM	Return the most recent event report without the event summary at full length with 4-samples/cycle data.	1, B, P, A, O, 2
EVE *n*[a] NSUM	Return a particular n event report without the event summary at full length with 4-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number.

EVE S*x*

Use the **EVE S*x*** command to specify the sample data resolution of the event report. The sample data resolution x is either 4-samples/cycle or large resolution; the default value is 4-samples/cycle if you do not specify **S*x***. The **S*x*** option overrides the **L** option.

Table 14.71 EVE S*x* Command

Command	Description	Access Level
EVE S*x*	Return the most recent event report at full length with *x*-samples/cycle data.	1, B, P, A, O, 2
EVE *n*[a] S*x*	Return a particular n event report at full length with *x*-samples/cycle data.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; *x* is 4, 8, or 12 to represent data at 4 samples/cycle, 8 samples/cycle, or 12 samples/cycle respectively. See the product-specific instruction manual to see whether 8 or 12 samples/cycle are supported for larger resolution reports.

EVE Command Option Combinations

You can combine options **C**, **L**, **L*yyy***, ***n***, **NSET**, **NSUM**, and **S*x***, in one command. Enter the options according to the following guidelines:

- The **L*yyy*** option overrides the **C** option.
- The **S*x*** option overrides the **L** option.
- When choosing option **A** or option **D** as a report type, you cannot use option **C** to specify the report length at 15 cycles. Use option **L*yyy*** at L015 to specify a 15-cycle report.
- Enter the options in any order.

Table 14.72 lists the choices you can make in the **EVE** command. Combine options on each row, selecting one option from each column, to create an **EVE** command.

Table 14.72 EVE Command Option Groups

Acknowledge	Event Number	Data Resolution	Report Type	Report Length	Omit
ACK	***n*, NEXT**	**S*x*, L**	**C, A, D**	**L*yyy*, C**	**NSET, NSUM**

The following examples illustrate some possible option combinations.

Table 14.73 EVE Command Examples

Example	Description
EVE L010 S8	Return 10 cycles of an 8-samples/cycle event report for the most recent event.
EVE L10 A	Return 10 cycles of the analog portion only of the most recent event report at 4-samples/cycle resolution.
EVE 2 C NSUM	For the second most recent event, return the event with 8-samples/cycle data, and omit the event summary.

EXIT

Use the **EXIT** command to terminate a Telnet session and revert to Access Level 0 (exit relay control).

Table 14.74 EXIT Command

Command	Description	Access Level
EXIT	Terminate the Ethernet port Telnet sessions and go to Access Level 0 (exit relay control)	0, 1, B, P, A, O, 2

FILE

The **FILE** command provides a safe and efficient means of transferring files between IEDs and external support software (ESS) by providing Ymodem file transfer. The **FILE** commands are especially useful for retrieving high-resolution sampled data in binary COMTRADE format from the relay.

Table 14.75 FILE Command

Command	Description	Access Level
FILE DIR ***directory***	Returns a list of filenames in specified directory *(directory)*. If not specified, then the list of files and directories in the root directory is returned.	1, B, P, A, O, 2
FILE READ ***directory filename***	Initiates a file transfer of the file *filename* (in the folder *directory*) from the relay to ESS. The *filename* parameter is required.	1, B, P, A, O, 2
FILE WRITE SETTINGS ***filename***	Initiates a file transfer of the file *filename* from ESS to the relay. If the *filename* parameter is not specified, the file name must be given in the Ymodem header.	P, A, O, 2

All text enclosed in [brackets] indicates optional command line parameters. The specific directories available in the relay depends on the relay model, but typically includes EVENTS, REPORTS, SETTINGS, and SYNCHROPHASOR directories. For **FILE READ** operations, specify the directory parameters as needed. The **FILE WRITE** command is available only for the SETTINGS directory.

GOOSE

Use the **GOOSE** command to display transmit and receive GOOSE messaging information, which can be used for troubleshooting.

Table 14.76 GOOSE Command

Command	Description	Access Level
GOOSE	Displays GOOSE information	1, B, P, A, O, 2
GOOSE *k*	Displays GOOSE information successively for *k* times	1, B, P, A, O, 2

The information displayed for each GOOSE IED is described in *Table 14.77*.

Table 14.77 Accessible GOOSE IED Information

IED	Description
Transmit GOOSE Control Reference	This field represents the GOOSE control reference information that includes the IED name, ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class), and GSEControl name (GSE Control Block Name) (e.g., SEL_411L_OtterCFG/LLN0$DSet13).
Receive GOOSE Control Reference	This field shall contain the goCbRef (GOOSE Control Block Reference) information that includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and cbName (GSE Control Block Name) (e.g., SEL_411L_1CFG/LLN0$DSet13)
Multicast Address (MultiCastAddr)	This hexadecimal field represents the GOOSE multicast address.
Priority Tag (Ptag)	This three-bit decimal field represents the priority tag value, where spaces are used if the priority tag is unknown.
VLAN (Vlan)	This 12-bit decimal field represents the virtual LAN setting, where spaces are used if the virtual LAN is unknown.
State Number (StNum)	This hexadecimal field represents the state number that increments with each state change.
Sequence Number (SqNum)	This hexadecimal field represents the sequence number that increments with each GOOSE message sent.
Time to Live (TTL)	This field contains the time (in ms) before the next message is expected.
Transmit Data Set Reference	This field represents the datSetRef (Data Set Reference) that includes the IED name, LN0 lnClass (Logical Node Class), and GSEControl datSet (Data Set Name) (e.g., SEL_411L_1CFG/LLN0$DSet13).
Receive Data Set Reference	This field represents the datSetRef (Data Set Reference) that includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class) and datSet (Data Set Name) (e.g., SEL_411L_1CFG/LLN0$DSet13).

Table 14.78 Warning and Error Codes for GOOSE Subscriptions (Sheet 1 of 2)

Code	Enumeration[a]	Definition	Error/Warning
–	0	No errors present.	–
HOST DISABLED	1	Optional code for when the subscribing device is disabled or becomes unresponsive after the **GOOSE** command has been issued.	Error
CONF REV MISMA	2	Configuration revision mismatch. Displayed when the value of the configuration revision number in the received GOOSE message does not match with the value of the configuration revision number present in the CID file.	Error
NEED COMMISSIO	3	Needs commissioning. Displayed when the received GOOSE message has NdsCom = true.	Error

Table 14.78 Warning and Error Codes for GOOSE Subscriptions (Sheet 2 of 2)

Code	Enumeration[a]	Definition	Error/Warning
MSG CORRUPTED	4	Message corrupted. Displayed when a received GOOSE message does not meet the proper format or is corrupted.	Error
TTL EXPIRED	5	Time-to-live expired.	Error
OUT OF SEQUENC	6	Out-of-sequence (OOS) error. This error is present when the StNum or SqNum value between received GOOSE messages is not sequential.	Warning

[a] Enumerations are used to communicate GOOSE error codes in the LGOS logical node.

An example response to the GOOSE commands is shown in *Figure 14.8*.

```
=>>GOOSE <Enter>

GOOSE Transmit Status

   MultiCastAddr   Ptag:Vlan  StNum      SqNum      TTL    Code
-------------------------------------------------------------------------------

SEL_411L_OtterCFG/LLN0$GO$GooseDSet13
   01-0C-CD-01-00-10  4:1     1          166        457
   Data Set: SEL_411L_OtterCFG/LLN0$DSet13

GOOSE Receive Status

   MultiCastAddr   Ptag:Vlan  StNum      SqNum      TTL    Code
-------------------------------------------------------------------------------

SEL_411L_1CFG/LLN0$GO$GooseDSet13
   01-0C-CD-01-00-04   :      0          0          0      TTL EXPIRED
   Data Set: SEL_487B_1CFG/LLN0$DSet13


SEL_244O_1CFG/LLN0$GO$GooseDSet13
   01-0C-CD-01-00-0A   :      0          0          0      TTL EXPIRED
   Data Set: SEL_244O_1CFG/LLN0$DSet13


SEL_487E_1CFG/LLN0$GO$GooseDSet13
   01-0C-CD-01-00-10   :      0          0          0      TTL EXPIRED
   Data Set: SEL_487E_1CFG/LLN0$DSet13

SEL_71O_1CFG/LLN0$GO$GooseDSet13
   01-0C-CD-01-00-08   :      0          0          0      TTL EXPIRED
   Data Set: SEL_71O_1CFG/LLN0$DSet13

IEC 61850 Mode/Behavior: On
```

Figure 14.8 GOOSE Command Response

If the **GOOSE** command is issued during CID file processing, the relay responds with `CID file is currently being processed. No GOOSE statistics available`. When **GOOSE** is disabled by settings (EGSE = N), the relay sends `Command is not available` in responding to a **GOOSE** command. If an error is detected during the processing of the IEC 61850 file, the relay responds with `Error detected in parsing the CID file. All GOOSE processing disabled` to a **GOOSE** command.

GOO S

The **GOO S** command provides statistics for GOOSE subscriptions.

Table 14.79 GOO S Command (Sheet 1 of 2)

Command	Description	Access Level
GOO S	Display a list of GOOSE subscriptions with their ID.	1,B,P,A,O,2
GOO S *n*	Display GOOSE statistics for subscription ID *n*.	1,B,P,A,O,2
GOO S ALL	Display GOOSE statistics for all subscriptions.	1,B,P,A,O,2
GOO S *n* L	Display GOOSE statistics for subscription ID *n* including error history.	1,B,P,A,O,2

Table 14.79 GOO S Command (Sheet 2 of 2)

Command	Description	Access Level
GOO S ALL L	Display GOOSE statistics for all subscriptions including error history.	1,B,P,A,O,2
GOO S *n* C	Clear GOOSE statistics for subscription ID *n*.	1,B,P,A,O,2
GOO S ALL C	Clear GOOSE statistics for all subscriptions.	1,B,P,A,O,2

When reporting a list of subscriptions with the **GOO S** command, the response includes the subscription ID, the application identifier, and the GOOSE control block reference. The other variants of **GOO S** provide statistics on the selected subscriptions. *Figure 14.9* and *Figure 14.10* illustrates this.

```
==>goo s 2 <Enter>

 SubsID 2
------------------------------------------------------------------------------
 Ctrl Ref: GOOSE_SIM_CFG/LLN0$GO$GooseDSet02
 AppID   : 4114
 From    : 06/30/2014 10:59:29.760  To: 06/30/2014 11:10:32.817

 Accumulated downtime duration                    : 0000:10:59.325
 Maximum downtime duration                        : 0000:10:59.325
 Date & time maximum downtime began               : 06/30/2014 10:59:33.492
 Number of messages received out-of-sequence(OOS) : 0
 Number of time-to-live(TTL) violations detected  : 1
 Number of messages incorrectly encoded or corrupted: 654
 Number of messages lost due to receive overflow  : 0
 Calculated max. sequential messages lost due to OOS: 0
 Calculated number of messages lost due to OOS    : 0
```

Figure 14.9 Example GOO S Command Response

```
=>>GOO S ALL L <Enter>

 SubsID 1
--------------------------------------------------------------------------------
 Ctrl Ref: GOOSE_SIM_CFG/LLN0$GO$GooseDSet01
 AppID   : 4113
 From    : 07/01/2014 11:23:13.851  To: 07/01/2014 11:37:54.790


 Accumulated downtime duration                    : 0000:00:34.002
 Maximum downtime duration                        : 0000:00:13.000
 Date & time maximum downtime began               : 07/01/2014 11:35:36.048
 Number of messages received out-of-sequence(OOS)   : 4
 Number of time-to-live(TTL) violations detected    : 0
 Number of messages incorrectly encoded or corrupted: 0
 Number of messages lost due to receive overflow    : 0
 Calculated max. sequential messages lost due to OOS: 12
 Calculated number of messages lost due to OOS      : 30


 #    Date        Time          Duration        Failure
 1    07/01/2014  11:37:02.051  0000:00:01.000  OUT OF SEQUENCE
 2    07/01/2014  11:36:59.051  0000:00:03.000  CONF. REV. MISMATCH
 3    07/01/2014  11:36:38.050  0000:00:00.999  OUT OF SEQUENCE
 4    07/01/2014  11:36:29.049  0000:00:09.000  NEEDS COMMISSIONING
 5    07/01/2014  11:36:09.049  0000:00:00.999  OUT OF SEQUENCE
 6    07/01/2014  11:36:03.049  0000:00:06.000  CONF. REV. MISMATCH
 7    07/01/2014  11:35:48.048  0000:00:00.999  OUT OF SEQUENCE


 SubsID 2
--------------------------------------------------------------------------------
 Ctrl Ref: GOOSE_SIM_CFG/LLN0$GO$GooseDSet02
 AppID   : 4114
 From    : 07/01/2014 11:37:45.158  To: 07/01/2014 11:37:54.796

 Accumulated downtime duration                    : 0000:00:09.638
 Maximum downtime duration                        : 0000:00:09.638
 Date & time maximum downtime began               : 07/01/2014 11:37:45.158
 Number of messages received out-of-sequence(OOS)   : 0
 Number of time-to-live(TTL) violations detected    : 0
 Number of messages incorrectly encoded or corrupted: 0
 Number of messages lost due to receive overflow    : 0
 Calculated max. sequential messages lost due to OOS: 0
 Calculated number of messages lost due to OOS      : 0

 #    Date        Time          Duration        Failure
```

Figure 14.10 Example GOO S ALL L Command Response

GROUP

Use the **GROUP** command to view the present group number or to change the active group.

Table 14.80 GROUP Command

Command	Description	Access Level
GROUP	Display the presently active group.	1, B, P, A, O, 2
GROUP *n* [a]	Change the active group to Group n.	B, P, A, O, 2

[a] Parameter *n* indicates group numbers 1–6.

When you change the active group, the relay responds with a confirmation prompt: `Are you sure (Y/N)?`. Answer **Y <Enter>** to change the active group. The relay asserts the Relay Word bit SALARM for at least one second when you change the active group.

If any of the SELOGIC control equations SS1–SS6 are set when you issue the **GROUP *n*** command, the group change will fail. The relay responds with `No group change: SELogic equations SS1-SS6 have priority over GROUP command.`

HELP

The **HELP** command gives a list of commands available at the present access level. You can also get a description of any particular command; type **HELP** followed by the name of the command for help on each command.

Table 14.81 HELP Command

Command	Description	Access Level
HELP	Display a list of each command available at the present access level with a one-line description.	1, B, P, A, O, 2
HELP *command*	Display information on the command *command*.	1, B, P, A, O, 2

HISTORY

The **HISTORY** command displays a quick synopsis of the last 100 events that the relay has captured. The rows in the **HISTORY** report typically contains the event serial number, date, time, location, maximum current, active group, and targets. (The specific content depends on the relay.) See *Section 9: Reporting* and *Section 7: Metering, Monitoring, and Reporting* in the product-specific instruction manual for more information on history reports.

HIS

Use the **HIS** command to list one-line descriptions of relay events. You can list event histories by number or by date.

Table 14.82 HIS Command

Command	Description	Access Level
HIS	Return event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1, B, P, A, O, 2
HIS *k* [a]	Return the *k* most recent event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1, B, P, A, O, 2
HIS *date1* [b]	Return the event histories on date *date1*.	1, B, P, A, O, 2
HIS *date1 date2* [b]	Return the event histories from *date1* to *date2*, with *date1* at the bottom of the list and *date2* at the top of the list.	1, B, P, A, O, 2

[a] Parameter *k* indicates an event number.

[b] Enter *date1* and *date2* in the order selected by the Global setting DATE_F.

HIS C and HIS R

The **HIS C** and **HIS R** commands clear/reset the history data and corresponding high-resolution/event report data on the present port. Options **C** and **R** are identical.

Table 14.83 HIS C and HIS R Commands

Command	Description	Access Level
HIS C	Clear/reset event data on the present port only.	1, B, P, A, O, 2
HIS R	Clear/reset event data on the present port only.	1, B, P, A, O, 2

The relay prompts you with `Are you sure (Y/N)?` when you issue the **HIS C** and **HIS R** commands. If you answer **Y <Enter>**, the relay clears the present port history data.

HIS CA and HIS RA

The **HIS CA** and **HIS RA** commands clear all history data and event reports from memory. Use these commands to completely delete high-resolution/event report data captures.

Table 14.84 HIS CA and HIS RA Commands

Command	Description	Access Level
HIS CA	Clear all event data for all ports.	P, A, O, 2
HIS RA	Clear all event data for all ports.	P, A, O, 2

If you issue the **HIS CA** and **HIS RA** commands, the relay prompts you with `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the relay clears all history data and event reports. The relay resets the event report number to 10000.

ID

Use the **ID** command to extract relay identification codes.

Table 14.85 ID Command

Command	Description	Access Level
ID	Return a list of relay identification codes.	0, 1, B, P, A, O, 2

Each line of the **ID** command report contains an identification code and a line checksum. The relay presents these codes in the following order:

FID: the Firmware Identification string

BFID: the Boot Firmware Identification string

CID: the checksum of the firmware

DEVID: the RID string as stored in the relay settings of the IED

DEVCODE: a unique Device Code (for Modbus identification purposes)

PARTNO: the Part Number

SERIALNO: the serial number of the relay

CONFIG: abcdef

The designator positions indicate a specific relay configuration:

"a" represents the nominal frequency, where 0 = N/A, 1 = 60 Hz, and 2 = 50 Hz.

"b" represents the phase rotation, where 0 = N/A, 1 = ABC, and 2 = ACB.

"c" represents the phase input current scaling, where 0 = N/A, 1 = 5 A, and 2 = 1 A.

"d" represents the neutral input current scaling, where 0 = N/A, 1 = 5 A, 2 = 1 A.

"e" represents the voltage input connection, where 0 = N/A, 1 = Delta, and 2 = Wye.

"f" represents the current input connection, where 0 = N/A, 1 = Delta, and 2 = Wye.

SPECIAL: the Special Configuration Designators—a mechanism for anticipating future product enhancements

If the device supports IEC 61850 and the IEC 61850 protocol is enabled, the **ID** command will display the following additional information.

- iedName: the IED name (e.g., SEL-411L_OtterTail)
- type: the IED type (e.g., SEL-411L)
- configVersion: the CID file configuration version (e.g., ICD-411L-R100-V0-Z001001-20060512)
- LIB61850ID: an eight-character code indicating the IEC 61850 library version within the product

A sample **ID** command response from the relay (with IEC 61850 enabled) is shown in *Figure 14.11*.

```
=ID <ENTER>
"FID=SEL-451-5-R319-V0-Z024013-D20170608","0916"
"BFID=SLBT-4XX-R209-V0-Z001002-D20150130","097C"
"CID=85F4","0264"
"DEVID=Relay 1","0467"
"DEVCODE=40","030B"
"PARTNO=04515415XC4X4H60X0XXX","07B3"
"SERIALNO=1234567890","0517"
"CONFIG=11102200","03EA"
"SPECIAL=000000","03CE"
"iedName=SEL_451_1","05CD"
"type=SEL_451","044C"
"configVersion=ICD-451-R301-V0-Z316006-D20170130","0D1C"
"LIB61850ID=9048BE8A","04EA"

=
```

Figure 14.11 Sample ID Command Response From Ethernet Card

IRIG

The **IRIG** command directs the relay to use the next available demodulated IRIG-B time code to update the relay internal clock. For information on the IRIG time mode, see *IRIG-B Timekeeping on page 11.1*.

Table 14.86 IRIG Command

Command	Description	Access Level
IRIG	Lock the relay internal clock to the IRIG-B time-code input.	1, B, P, A, O, 2

NOTE: Not all SEL-400 series relays support the **IRIG** command.

The **IRIG** command was originally provided in the relay as a testing aid. The **IRIG** command was used to update the relay internal clock with the IRIG-B time value without waiting for the 30-second confirmation time delay.

There is no longer a 30-second confirmation time delay—the relay uses the IRIG time source as soon as it determines that the signal is valid, a process that may take several seconds. Once the IRIG signal is verified, the relay clock is updated once per second. The **IRIG** command is still available, but is no longer necessary. To check IRIG status, use the **TIME Q** command instead—see *TIME Q Command on page 11.8*.

If the relay has no valid IRIG-B time code at the rear panel, or if the **TIME Q** command reports a relay time source other than IRIG or HIRIG, the relay responds to the **IRIG** command with the following error message, `IRIG-B DATA ERROR`. See the **TIME** command for more information.

LOOPBACK

Use the **LOOPBACK** command to instruct the relay to receive the transmitted MIRRORED BITS communications data on the same serial port. See *SEL MIRRORED BITS Communication on page 15.34* for more information on MIRRORED BITS communications.

LOOP

The **LOOP** command puts the relay serial port in loopback if you have previously configured the port for MIRRORED BITS communications. If you have enabled both of the MIRRORED BITS communications channels (A and B), then you must specify the channel parameter. If you have only one of the channels enabled, then the relay assumes that channel if you do not specify that channel in the command. If you do not specify a time-out period, the relay provides a 5-minute time-out.

Table 14.87 LOOP Command

Command	Description	Access Level
LOOP	Begin loopback of a single enabled MIRRORED BITS communications channel (either Channel A or Channel B) for 5 minutes; ignore input data and force receive bits (RMB) to defaults.	P, A, O, 2
LOOP ***c***[a]	Begin loopback of MIRRORED BITS communications Channel *c* for 5 minutes; ignore input data and force receive bits (RMB) to defaults.	P, A, O, 2
LOOP ***t***	Begin loopback of a single MIRRORED BITS communications channel (either Channel A or Channel B) and end the loopback after time-out *t* minutes; ignore input data and force receive bits (RMB) to defaults; *t* range is 1–5000 minutes.	P, A, O, 2
LOOP ***t c***	Begin loopback of a single MIRRORED BITS communications channel (either Channel A or Channel B) and end the loopback after time-out t minutes; ignore input data and force receive bits (RMB) to defaults; *t* range is 1–5000 minutes.	P, A, O, 2

[a] Parameter *c* is A or B, representing Channel A or Channel B.

You can enter the options in any order. If you operate the relay by using both MIRRORED BITS communications channels (A and B), then you must specify the channel parameter by using the **LOOP A** command and the **LOOP B** command.

When you issue the **LOOP** command, the relay responds with statements about the loopback time, status of the RMB (Receive MIRRORED BITS), and `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the relay responds with `Loopback Mode Started`.

In the loopback mode, ROK drops out and the relay uses LBOK to indicate whether the data transmissions are satisfactory. The relay collects COM data as usual. Time synchronization and virtual terminal modes are not available during loopback. The relay continues passing analog quantities.

LOOP DATA

The **LOOP DATA** command tells the relay to pass input MIRRORED BITS communications data through to the receive (RMB) bits, as in the nonloopback mode.

Table 14.88 LOOP DATA Command

Command	Description	Access Level
LOOP DATA	Begin loopback of a single MIRRORED BITS communications channel (either Channel A or Channel B) for 5 minutes: pass input data to receive data as in nonloopback mode.	P, A, O, 2
LOOP *c* DATA	Begin loopback of MIRRORED BITS communications Channel *c* only for 5 minutes: pass input data to receive data as in nonloopback mode.	P, A, O, 2
LOOP *c* DATA *t*	Begin loopback of MIRRORED BITS communications Channel *c* only for *t* minutes: pass input data to receive data as in nonloopback mode.	P, A, O, 2

The relay ignores received values if you do not specify the **DATA** option. You can enter the options in any order.

LOOP R

The **LOOP R** command terminates the loopback condition on MIRRORED BITS communications channels in loopback. If you do not specify a Channel *c*, then the relay disables loopback on both channels. If you specify a channel, you can enter the options in any order.

Table 14.89 LOOP R Command

Command	Description	Access Level
LOOP R	Cease loopback on all MIRRORED BITS communications channels. (Reset the channels to normal use.)	P, A, O, 2
LOOP *c* R	Cease loopback on MIRRORED BITS communications Channel *c*. (Reset Channel *c* to normal use.)	P, A, O, 2

MAC

The **MAC** command returns the Media Access Control (MAC) addresses of the Ethernet ports.

Table 14.90 MAC Command

Command	Description	Access Level
MAC	Display all Ethernet ports MAC addresses	1, B, P, A, O, 2

A sample **MAC** command response for a relay with dual copper Ethernet ports is shown in *Figure 14.12*.

```
=>>MAC <Enter>
Port 5-1 MAC Address:  01-30-A7-00-F2-SA
Port 5-2 MAC Address:  01-30-A7-00-F2-9B
```

Figure 14.12 Sample MAC Command Response

MAP

Use the **MAP** command to view the organization of the relay database. The **MAP** command in the relay is very similar to the **MAP** command in the SEL-2020 and SEL-2030 Communications Processors.

MAP 1

The **MAP 1** command lists the relay database regions. Typical database region names are LOCAL, METER, DEMAND, TARGET, HISTORY, BREAKER, STATUS, and ANALOGS.

Table 14.91 MAP 1 Command

Command	Description	Access Level
MAP 1	List the database regions in the relay.	1, B, P, A, O, 2

MAP 1 *region* and MAP 1 *region* BL

Use the **MAP 1** command with the region option to view the layout of a specific region.

Table 14.92 MAP 1 *region* Command

Command	Description	Access Level
MAP 1 *region*	List the data labels, database address, and data type.	1, B, P, A, O, 2
MAP 1 *region* BL	List the data labels, database address, and data type; list the bit labels, if assigned.	1, B, P, A, O, 2

The *region* option is the database region name shown in the simple **MAP 1** command response. The region map consists of columns for data item labels, database address, and data type.

If you specify the **BL** option and the region contains items with bit labels, the relay lists these bit labels in MSB (most significant bit) to LSB (least significant bit) order. The TARGET region is usually the only region containing bit labels.

METER

The **METER** command displays reports about quantities the relay measures in the power system (voltages, currents, frequency, remote analogs, and so on) and internal relay operating quantities (math variables and synchronism-check values).

All SEL-400 series relays support a **METER** command, but the options and responses are device specific. See the product-specific instruction manual for details of the **METER** command. Included below are the variants of the **METER** command that are common.

MET AMV

The **MET AMV** command lists automation math variables.

Table 14.93 MET AMV Command

Command	Description	Access Level
MET AMV	Display all automation math variables.	1, B, P, A, O, 2
MET AMV *k*	Display all automation math variables successively for *k* times.	1, B, P, A, O, 2

The relay displays three places after the decimal point for these numerals. The relay shows variables with absolute value greater than 99999.999 or less than 0.100 as scientific notation (for example, –1.002E+22).

MET ANA

Use the **MET ANA** command to view the analog quantities from the MIRRORED BITS communications channels.

Table 14.94 MET ANA Command

Command	Description	Access Level
MET ANA	Display the MIRRORED BITS communications analog quantities.	1, B, P, A, O, 2
MET ANA *k*	Display the MIRRORED BITS communications analog quantities successively for *k* times.	1, B, P, A, O, 2

If you have not enabled the MIRRORED BITS communications channels and the remote analog data, the relay response to this command will not include any values. If MIRRORED BITS communications is enabled but not communicating, the relay will display `ERROR` under the `RMBA` or `RMBB` entries, depending on settings.

MET BAT

Use the **MET BAT** command to view the station dc monitor quantities for the battery voltages.

NOTE: Some relays provide one battery monitor channel and some support two.

Table 14.95 MET BAT Command

Command	Description	Access Level
MET BAT	Display station battery measurements.	1, B, P, A, O, 2
MET BAT *k*	Display station battery measurements successively for *k* times.	1, B, P, A, O, 2
MET RBM	Reset station battery measurements.	P, A, O, 2

If you have not enabled the Station DC Battery Monitor, the relay responds with `DC Monitor Is Not Enabled`. (Enable the dc monitor with the Global setting EDCMON.)

The reset command, **MET RBM**, resets the dc monitor maximum/minimum metering quantities. When you issue the **MET RBM** command, the relay responds with `Reset Max/Min Battery Metering (Y/N)?`. If you answer **Y <Enter>**, the relay responds, `Max/Min Battery Reset`.

MET D

Use the **MET D** command to view the demand and peak demand quantities.

NOTE: Not all SEL-400 series relays support demand metering.

Table 14.96 MET D Command

Command	Description	Access Level
MET D	Display demand metering data.	1, B, P, A, O, 2
MET D *k*	Display demand metering data successively for *k* times	1, B, P, A, O, 2
MET RD	Reset demand metering data.	P, A, O, 2
MET RP	Reset peak demand metering data.	P, A, O, 2

The reset command (**MET RD**) resets the demand metering quantities. When you issue the **MET RD** command, the relay responds, `Reset Demands (Y/N)?`. If you answer **Y <Enter>**, the relay responds, `Demands Reset`.

The reset command, **MET RP**, resets the peak demand metering quantities. When you issue the **MET RP** command, the relay responds, `Reset Peak Demands (Y/N)?`. If you answer **Y <Enter>**, the relay responds, `Peak Demands Reset`.

MET M

Use the **MET M** command to view power system maximum and minimum quantities.

NOTE: Not all SEL-400 series relays support maximum/minimum metering.

Table 14.97 MET M Command

Command	Description	Access Level
MET M	Display maximum/minimum metering data.	1, B, P, A, O, 2
MET M *k*	Display maximum/minimum metering data successively for *k* times.	1, B, P, A, O, 2
MET BK*n*[a] M	Display Breaker *n* maximum/minimum metering data.	1, B, P, A, O, 2
MET BK*n* M *k*	Display Breaker *n* maximum/minimum metering data successively for *k* times.	1, B, P, A, O, 2
MET RM	Reset maximum/minimum metering data.	P, A, O, 2

[a] Parameter *n* is the breaker indication.

The reset command, **MET RM**, resets the maximum/minimum metering quantities. When you issue the **MET RM** command, the relay responds, `Reset Max/Min Metering (Y/N)?` If you answer **Y <Enter>**, the relay responds, `Max/Min Reset`.

MET PM

Use the **MET PM** command to view the time-synchronized quantities. The relay must be in the high-accuracy timekeeping HIRIG or HPTP mode. For more information on high-accuracy timekeeping, see *Section 11: Time and Date Management*.

NOTE: Not all SEL-400 series relays support synchrophasors.

Table 14.98 MET PM Command (Sheet 1 of 2)

Command	Description	Access Level
MET PM	Display time-synchronized values.	1, B, P, A, O, 2
MET PM *k*	Display time-synchronized values successively for *k* times.	1, B, P, A, O, 2

Table 14.98 MET PM Command (Sheet 2 of 2)

Command	Description	Access Level
MET PM *time*	Display time-synchronized values captured at trigger *time*.	1, B, P, A, O, 2
MET PM HIS	Display time-synchronized values captured for the previous **MET PM** command.	1, B, P, A, O, 2

If the relay is not in the high-accuracy IRIG (HIRIG) timekeeping mode, it will respond to the **MET PM** command with the following message:

```
Aborted: A High Accuracy Time Source is Required
```

If Global enable setting EPMU := N, the relay will respond to the **MET PM** command with:

```
Synchronized phasor measurement is not enabled
```

To request a report of the synchrophasor data at a specific time, enter the optional *time* parameter as a time of day. For example, the relay will respond to the **MET PM 16:40:10** command with:

```
Synchronized Phasor Measurement Data Will Be Displayed at
16:40:10.000
```

In this example, when the internal clock reaches 16:40:10.000, the relay will display the synchrophasor data from that exact time. If the relay is not in HIRIG mode at that time, it will display the following message:

```
Aborted: A High Accuracy Time Source is Required
```

After the **MET PM *time*** command is issued, other **MET PM** commands may be entered without affecting the timed request, even if the stated time has not arrived. However, issuing a second **MET PM *time*** command while the first command is still pending will cancel the first command request in favor of the newer request.

If you are not connected to the relay when the **MET PM *time*** command issues its timed response, you can use the **MET PM HIS** command to view this response. This permits you to issue **MET PM *time*** to multiple relays by using a common time and then go back later to see the results from all the relays at this common instant in time.

See *Section 18: Synchrophasors* for more information on phasor measurement functions, and *View Synchrophasors by Using the MET PM Command on page 18.21* for sample **MET PM** responses.

MET PMV

Use the **MET PMV** command to view the protection math variables.

Table 14.99 MET PMV Command

Command	Description	Access Level
MET PMV	Display all protection math variables.	1, B, P, A, O, 2
MET PMV *k*	Display all protection math variables.	1, B, P, A, O, 2

The relay displays three places after the decimal point for these numerals. The relay shows variables with absolute value greater than 99999.999 or less than 0.100 as scientific notation (for example, –1.002E+22).

MET RTC

Use the **MET RTC** command to view the data received on all active synchrophasor client channels.

Table 14.100 MET RTC Command

Command	Description	Access Level
MET RTC	Display received synchrophasor client data	1, B, P, A, O, 2
MET RTC *k*	Display received synchrophasor client data *k* times	1, B, P, A, O, 2

MET T

Use the **MET T** command to view the temperature data from the SEL-2600A RTD Module. This command requires setting PROTO = RTD for the serial port connected to the SEL-2600A RTD Module.

NOTE: Some SEL-400 series relays use the option MET RTD to get this same information.

Table 14.101 MET T Command

Command	Description	Access Level
MET T	Display as many as 12 temperature analog values from the SEL-2600A RTD Module.	1, B, P, A, O, 2
MET T *k*	Display as many as 12 temperature analog values from the SEL-2600A RTD Module successively for *k* times.	1, B, P, A, O, 2

NOTE: The SEL-487B does not support RTD inputs.

The relay displays the number of resistance temperature detector (RTD) channels specified by the RTDNUM Port Setting. If the RTD protocol is not enabled on any of the relay ports, the relay displays the following:

```
No data available
```

If there is a communications failure between the relay and the SEL-2600A, as indicated by the RTDCOMF Relay Word bit, the relay displays the following:

```
Communication Failure
```

If the RTDFL Relay Word bit is set to indicate a SEL-2600A failure, the relay displays the following:

```
SEL-2600 Failure
```

If any of the RTD*x*TY Port Settings are set to NA, the relay displays the following for that channel:

```
Channel Not Used
```

If the RTD*xx*ST Relay Word bit is set for any of the RTDNUM channels being reported, the relay displays the following:

```
Channel Failure
```

OACCESS

Use the **OACCESS** command to gain access to Access Level O (output). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.102 OAC Command

Command	Description	Access Level
OAC	Go to Access Level O (output).	1, B, P, A, O, 2

OPEN *n*

Use the **OPEN *n*** command to open a circuit breaker(s). The **OPEN *n*** command pulses Relay Word bit OC*n*. Usually, you configure these Relay Word bits as part of the SELOGIC control equations that trip the appropriate circuit breaker. See *Trip Logic* in *Section 5: Protection* of the product-specific instruction manual for information on trip SELOGIC control equations.

Table 14.103 OPEN *n* Command

Command	Description	Access Level
OPEN *n*	Pulse Relay Word bit OC*n*.	B, P, A, O, 2

If you have disabled the relay and attempt an **OPEN *n*** command, the relay responds, `Command aborted because the relay is disabled`. If the circuit breaker control enable jumper BREAKER is not in place, the relay aborts the command and responds, `Aborted: the breaker jumper is not installed`.

When you issue the **OPEN *n*** command, and the circuit breaker control enable jumper is in place, the relay responds, `Open breaker (Y/N)?`. If you answer **Y <Enter>**, the relay responds, `Are you sure (Y/N)?`. If you answer **Y <Enter>**, the relay asserts OC*n* for one processing interval.

If you have assigned auxiliary contact 52A inputs for this circuit breaker, the relay waits 0.5 seconds, checks the state of the breaker auxiliary contacts, and responds `Breaker OPEN` or `Breaker CLOSED`, as appropriate.

If Breaker *n* is not enabled, the relay responds, `Breaker n is not available`.

PACCESS

Use the **PACCESS** command to gain access to Access Level P (protection). See *Access Levels and Passwords on page 3.7* for more information.

Table 14.104 PAC Command

Command	Description	Access Level
PAC	Go to Access Level P (protection).	1, B, P, A, O, 2

PASSWORD

Use the **PASSWORD** command to control password protection for relay access levels.

PAS *n*

The relay changes the existing password for the specified access level that you specify when you issue the **PAS *n*** command. To change a password at any level, you must be Access Level 2.

⚠WARNING
This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private pass word may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.

Table 14.105 PAS *level* New_Password Command

Command	Description	Access Levels
PAS *n* [a]	Set a new password for Access Level *n*.	2

[a] Parameter *n* represents the relay Access Levels 1, B, P, A, O, or 2.

Relay access levels that have passwords are 1, B, P, A, O, 2, and C. Valid passwords are character sequences of as many as 12 characters. Valid characters are any printable ASCII character.

All passwords are case-sensitive. When you successfully enter a new password, the relay pulses the Relay Word bit SALARM for at least one second, and responds, `Set`.

Passwords for each access level can be disabled by setting the new password to DISABLE. When the password for a certain access level is set to DISABLE, no password is required for entering that access level in the **ACC** command, and the relay does not prompt for an old password when changing the password. The relay issues a `Password Disabled` message instead of `Password Changed` after disabling the password.

Entering **PAS *n*** and entering a new password re-enables the password requirement for that access level. SEL does not recommend disabling passwords.

PING

Use the **PING** command to determine whether the network is connected properly and other network devices are reachable.

Table 14.106 PING Command

Command	Description	Access Level
PING *addr*[a]	Send ICMP echo request messages to remote device at *addr*.	1, B, P, A, O, 2

[a] IP address of device to ping in the format of four decimal numbers (0–255) separated by periods.

When the IP address parameter is not of a valid format, the relay responds with `Invalid IP address`. After a valid **PING** command is issued, the relay sends out an Internet Control Message Protocol (ICMP) echo request messages at one second intervals until receiving a carriage return **<CR>** or five minutes elapses. A sample **PING** command response is shown in *Figure 14.13*.

```
=>>PING 192.9.201.1 <Enter>

Pinging 192.9.201.1
Press <Enter> to Terminate Ping Test.

Ping Echo Message Received.
Ping Echo Message Received.
Ping Echo Message Received.
Ping Echo Message Received.


Ping Results:

   Number of Ping Messages:
      Transmitted:   4
      Received:      4

   Elapsed Time:    11 seconds

=>>
```

Figure 14.13 Sample PING Command Response

PORT

The **PORT** command can be used to connect to a remote relay.

PORT *p*

NOTE: The BAY1 and BAY2 options only apply to relays that support 87L communications and have the corresponding bay card installed.

The **PORT *p*** command connects a relay serial port to another device through a virtual terminal session.

In the relay, serial port virtual terminal capability is available in MIRRORED BITS communications. You must have previously configured the serial port for MIRRORED BITS communications operation, set port setting MBNUM less than 8, and have at least one virtual terminal session available (set MBNUMVT to 0 or greater). Choosing MBNUMVT to 0 uses virtual terminal within the synchronization channel only. See *SEL MIRRORED BITS Communication on page 15.34* for information on the MIRRORED BITS communications protocol.

Table 14.107 PORT *p* Command

Command	Description	Access Level
PORT *p* [a]	Connect to a remote device through Port *p* (over MIRRORED BITS communications virtual terminal mode).	1, B, P, A, O, 2

[a] Parameter *p* is 1, 2, 3, and F to indicate Communications PORT 1 – PORT 3 and PORT F, or BAY1 or BAY2 for 87L ports.

When the relay establishes a connection, the relay responds, `Transparent session to Port p established`. To quit the transparent connection, type the control string that you specify in port setting TERSTRN; the default is **<Ctrl+E>**. Only one transparent port connection to each MIRRORED BITS communications port is possible at one time. If you issue a **PORT *p*** command when the selected session is already active, the relay responds, `Transparent session already in use`.

If you issue the **PORT *p*** command to Port 1, Port 2, Port 3, Port F, BAY1, or BAY2 (87L ports) and you have not properly configured the MIRRORED BITS communications port, the MBNUMVT is not set to 1 or larger, `Invalid destination port`.

PORT KILL *n*

It is possible to forcefully disconnect a transparent session from another port (a port not involved in the present transparent connection) by using the **PORT KILL *n*** command (shown in *Table 14.108*).

Table 14.108 PORT KILL *n* Command

Command	Description	Access Level
PORT KILL *n* [a]	Terminate the virtual terminal connection with a remote device through port *n* by using a port not involved in the connection.	P, A, O, 2

[a] Parameter *n* is 1, 2, 3, F, BAY1, or BAY2 (for 87L ports) to indicate Communications Ports 1, 2, 3, or F, BAY1, or BAY2; *n* is not the present port.

The port parameter *n* can refer to either of the ports involved in the session you want to kill. When you issue the **PORT KILL *n*** command, the relay responds, `Kill connection between ports m and n (Y/N)?` Answer **Y <Enter>** to terminate the connection. The relay sends a character sequence to the remote relay (to make sure the remote device is left in a known state) and responds, `Connection between ports m and n disconnected`.

PROFILE

Use the **PROFILE** command (**PRO**) to access the Signal Profile data for as many as 20 user selectable analog values.

Table 14.109 PRO Command

Command	Description	Access Level
PRO	Displays the first 20 rows of the profile report, with the oldest row at the top and the latest row at the bottom.	1, B, P, A, O, 2
PRO *m*	Displays the first *m* rows of the report, with the oldest row at the top and the latest row at the bottom.	1, B, P, A, O, 2
PRO *m n (m > n)*	Displays the row between *m* and *n*, (including *m* and *n*) with the oldest row at the top and the latest row at the bottom.	1, B, P, A, O, 2
PRO *date1*	Displays all the rows that were recorded on that date, with the oldest row at the top and the latest row at the bottom.	1, B, P, A, O, 2
PRO *date1 date2*	Displays all the rows that were recorded on and between (including) *date1* and *date2* (*date1* chronologically precedes *date2*, with the oldest row (*date1*) at the top and the latest row (*date2*) at the bottom.	1, B, P, A, O, 2
PRO *date2 date1*	Displays all the rows that were recorded on and between (including) *date1* and *date2* (*date2* chronologically precedes *date1*, with the oldest row (*date2*) at the top and the latest row (*date1*) at the bottom.	1, B, P, A, O, 2
PRO D	Displays, for each port, the maximum number of days data may be acquired with the present settings before data overwrite occurs.	1, B, P, A, O, 2
PRO C or R	Clears the signal profile data from nonvolatile memory on a per-port basis. The data are still visible to other ports and to file transfer accesses and is cleared independently for those points-of-view.	B, P, A, O, 2
PRO CA or RA	Completely clears all signal profile data from nonvolatile memory.	P, A, O, 2

PULSE

Use the **PULSE OUT*nnn*** command to pulse any of the relay control outputs for a specified time. This function aids you in relay testing and commissioning. If the output is open, the **PUL** command momentarily closes the output; if the output is closed, the **PUL** command momentarily opens the output. The control outputs are **OUT*nnn***, where *nnn* represents the 100-series, 200-series, 300-series, 400-series, and 500-series addresses.

Table 14.110 PUL OUT*nnn* Command

Command	Description	Access Level
PUL OUT*nnn* [a]	Pulse output OUT*nnn* for 1 second.	B, P, A, O, 2
PUL OUT*nnn s* [b]	Pulse output OUT*nnn* for *s* seconds.	B, P, A, O, 2

[a] Parameter *nnn* is a control output number.

[b] Parameter *s* is time in seconds, with a range of 1–30.

If the circuit breaker control enable jumper BREAKER is not in place, the relay aborts the command and responds, `Aborted: the breaker jumper is not installed`.

When you issue the **PUL** command and the breaker jumper is in place, the relay responds, `Pulse contact OUTnnn for s seconds (Y/N)?`. If you answer **Y <Enter>**, the relay asserts OUT*nnn* for the time you specify.

During the **PUL** operation, the Relay Word bit corresponding to the control output you specified (OUT*nnn*) asserts; Relay Word bit TESTPUL also asserts during any **PUL** command, so you can monitor pulse operation by programming TESTPUL into event triggers and alarm outputs.

QUIT

Use the **QUIT** command to revert to Access Level 0 (exit relay control).

Table 14.111 QUIT Command

Command	Description	Access Level
QUIT	Go to Access Level 0 (exit relay control).	0, 1, B, P, A, O, 2

Access Level 0 is the lowest access level; the relay performs no password check to descend to this level (or remain at this level).

In a Telnet session, **QUIT** terminates the connection.

RTC

Use the **RTC** command to display a description of all data being received on synchrophasor client channels. This report will list the analog quantity and Relay Word bits the data gets stored in locally, matched up with a label provided by the sending PMU. Use this information as aid to understanding the local values.

NOTE: Not all SEL-400 series relays support synchrophasors.

Table 14.112 RTC Command

Command	Description	Access Level
RTC	Display report of all configured synchrophasor client data labels.	1, B, P, A, O, 2

SER

The **SER** command retrieves SER records. The relay SER captures state changes of Relay Word bit elements and relay conditions. Relay conditions include startup, relay enable/disable, group changes, settings changes, memory queue overflow, and SER autoremoval/reinsertion. For more information on the SER, see *Sequential Events Recorder (SER) on page 9.27*.

SER

The default order of the **SER** command is oldest to newest from list top to list bottom. You can view the SER records in numerical or date order.

Table 14.113 SER Command

Command	Description	Access Level
SER	Return the 20 most recent records from the SER, with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list.	1, B, P, A, O, 2
SER *k*	Return the *k* most recent records from the SER, with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list.	1, B, P, A, O, 2
SER *m n* [a]	Return the SER records from *m* to *n*. If *m* is greater than *n*, records appear with the oldest (highest number) at the top of the list and the most recent (lowest number) at the bottom of the list. If *m* is less than *n*, records appear with the most recent (lowest number) at the top of the list and the oldest (highest number) at the bottom of the list.	1, B, P, A, O, 2
SER *date1* [b]	Return the SER records on date *date1*.	1, B, P, A, O, 2
SER *date1 date2* [b]	Return the SER records from *date1* at the top of the list, to *date2* at the bottom of the list.	1, B, P, A, O, 2

[a] Parameters *m* and *n* indicate an SER number, which the relay assigns at each SER trigger.
[b] Enter *date1* and *date2* in the same format as Global setting DATE_F.

SER C and SER R

The **SER C** and **SER R** commands clear/reset the SER records for the present port. Options **C** and **R** are identical.

Table 14.114 SER C and SER R Commands

Command	Description	Access Level
SER C	Clear/reset SER records on the present port.	1, B, P, A, O, 2
SER R	Clear/reset SER records on the present port.	1, B, P, A, O, 2

The relay prompts you with `Clear the sequential events recorder for this port. Are you sure (Y/N)?` when you issue the **SER C** or **SER R** command. If you answer **Y <Enter>**, the relay clears the particular port SER records.

SER CA and SER RA

The **SER CA** and **SER RA** commands clear all SER records from memory.

Table 14.115 SER CA and SER RA Commands

Command	Description	Access Level
SER CA	Clear SER data for all ports.	P, A, O, 2
SER RA	Clear SER data for all ports.	P, A, O, 2

If you issue the **SER CA** or **SER RA** command, the relay prompts you with `Clear the sequential events recorder for all ports. Are you sure (Y/N)?` commands. If you answer **Y <Enter>**, the relay clears all SER records in nonvolatile memory.

SER CV and SER RV

The **SER CV** and **SER RV** commands clear any SER data records that have been viewed from the present port. The two commands are equivalent.

Table 14.116 SER CV or SER RV Commands

Command	Description	Access Level
SER CV	Clear viewed SER data for this port.	1, B, P, A, O, 2
SER RV	Clear viewed SER data for this port.	1, B, P, A, O, 2

If you issue the **SER CV** or **SER R**V command, the relay prompts you with `Clear viewed SER records for this port. Are you sure (Y/N)?`. If you answer **Y <Enter>**, the relay clears all SER records viewed from this port. The data are still visible to other ports and to file transfer accesses, and they must be cleared independently for those ports. Data not yet viewed remain available.

SER D

The **SER D** command shows a list of SER items that the relay has automatically removed. These are "chattering" elements. You can automatically remove chattering SER elements in the SER Chatter Criteria category of the Report settings; the enable setting is ESERDEL.

Table 14.117 SER D Command

Command	Description	Access Level
SER D	List chattering SER elements that the relay is removing from the SER records.	1, B, P, A, O, 2

If you issue the **SER D** command and you have not enabled automatic removal of chattering SER elements (Report setting ESERDEL), the relay responds, `Automatic removal of chattering SER elements not enabled`.

SET

Use the **SET** command to change relay settings. The relay settings structure is ordered and contains these items (in structure order): classes, instances, categories, and settings. An outline of the relay settings structure is as follows:

Classes (Global, Group, Breaker Monitor, Protection, Automation, Outputs, Front Panel, Report, DNP3, and Ports)

Instances (some classes have instances: Group = 1–6; Protection = 1–6; Automation = 1–10; PORTs = 1–3, F, 5)

Categories (collections of similar settings)

Settings (specific relay settings with values)

The **SET** and **SHOW** commands contain these settings structure items, which you must specify in order from class to instance (if applicable) to setting. The order that specific settings appear in the relay settings structure is factory programmed.

SET

The **SET** command with no options or parameters accesses the relay settings Group class and the instance corresponding to the active group. To set a different instance, specify the instance number (1–6).

Table 14.118 SET Command Overview

Command[a]	Description	Access Level
SET	Set the Group relay settings, beginning at the first setting in the active group.	P, 2
SET *n*	Set the Group *n* relay settings, beginning at the first setting *n* each instance.	P, 2
SET *label*	Set the Group relay settings, beginning at the active group setting label *label*.	P, 2
SET *n label*	Set the Group n relay settings, beginning at setting label *label*.	P, 2
SET *c*	Set class *c,* using the default instance beginning at the first setting.	P,A,O,2
SET *c i*	Set class *c*, instance *i*, beginning at the first setting.	P,A,O,2
SET *c i label*	Set class *c*, instance *i*, beginning at setting *label*.	P,A,O,2

[a] Parameter *n* = 1–6, representing Group 1–6.
c = settings class (relay specific).
i = class instance (choices depends on the class).

The specific classes and instances available depends on the relay. See the relay-specific instruction manual for the specific options that are available. The relay validates your settings entries as you enter each setting. At the end of a settings instance session, the relay responds with a readback of all the settings in the settings instance, then prompts you with `Save settings (Y,N)?`. If you answer **Y <Enter>**, the relay pulses the Relay Word bit SALARM, and responds, `Saving Settings, Please Wait.....` The relay saves the new settings, then responds, `Settings Saved`. If you answer **N <Enter>** to the save settings prompt, the relay responds, `Settings aborted`.

SET TERSE

Use the **TERSE** option to inhibit the relay from sending the settings class or instance readback when you end a settings session. SEL recommends that you use the **TERSE** option sparingly; you should review the readback information to confirm that you have entered the settings that you intended.

Table 14.119 SET TERSE Command Examples

Command	Description	Access Level
SET TERSE	SET Group relay settings for the active group, beginning at the first setting in this instance; omit settings readback.	P, 2
SET 3 TE[a] *label*	SET Group 3 settings, beginning at the settings label *label*; omit settings readback.	P, 2
SET P *p label* TERSE	Set the communications Port relay settings for Port *p*, beginning at the settings label *label*; omit readback.	P, A, O, 2

[a] TERSE may be entered as TE, as shown in this example.

You can use the **TERSE** option in any **SET** command at any position after typing **SET**. When you end the settings edit session, the relay responds, `Save settings (Y,N)?`. If you answer **Y <Enter>**, the relay pulses the Relay Word bit SALARM, and responds, `Saving Settings, Please Wait.....`. The relay saves the new settings, then responds, `Settings Saved`. If you answer **N <Enter>** to the save settings prompt, the relay responds, `Settings aborted`.

SHOW

The **SHOW** command shows the relay settings. When showing settings, the relay displays the settings label and the present value from nonvolatile memory.

The relay organizes settings in classes, instances, categories, and specific settings; see *SET on page 14.56* for information on settings organization. The relay displays each setting in the order specified in the settings tables. When you are using a terminal and you specify a setting in the middle of a settings category, the relay displays the category title, then proceeds with the class or instance settings from the setting that you specified.

Table 14.120 SHO Command Overview

Command[a]	Description	Access Level
SHO	Show the Group relay settings, beginning at the first setting in the active group.	1, B, P, A, O, 2
SHO *n*	Show the Group *n* relay settings, beginning at the first setting in each instance.	1, B, P, A, O, 2
SHO *label*	Show the Group relay settings, beginning at the active group settings label *label*.	1, B, P, A, O, 2
SHO *n label*	Show the Group *n* relay settings, beginning at the settings label *label*.	1, B, P, A, O, 2
SHO *c*	Show class *c* using the default instance beginning at the first setting.	P, A, O, 2
SHO *c i*	Show class *c*, instance *i* beginning at the first setting.	P, A, O, 2
SHO *c i label*	Show class *c*, instance *i*, beginning at setting *label*.	P, A, O, 2

[a] Parameter *n* = 1–6, representing Group 1–6.
c = settings class (relay specific).
i = class instance (choices depends on the class).

SNS

In response to the **SNS** command, the relay sends the names of the SER elements. This is a comma-delimited string used to support the SEL Fast SER report.

Table 14.121 SNS Command

Command	Description	Access Level
SNS	Send the names of SER elements.	0, 1, B, P, A, O, 2

STATUS

The **STATUS** command reports relay status information that the relay derives from internal diagnostic routines and self-tests. See *Relay Self-Tests on page 10.24* for information on relay diagnostics.

STA

The **STA** command with no options displays a short-form relay status report. Items in the STA report are the header, failures, warnings, SELOGIC control equation programming environment errors, and relay operational status. See *Checking Relay Status on page 3.11* for information on relay status reports.

Table 14.122 STA Command

Command	Description	Access Level
STA	Return the relay status.	1, B, P, A, O
STA	Return the relay status and show a new hardware configuration prompt.	2

If you change an I/O interface board, the relay detects the new configuration and initiates a status warning. When you issue the **STA** command at Access Level 2, the relay responds to this situation with `Accept new hardware configuration (Y/N)?`. If you answer **Y <Enter>**, the relay responds, `New configuration accepted`. If you answer **N <Enter>**, the relay responds, `Command aborted`.

STA A

Use the **STA A** command to view the entire relay status report. Items in the full status report include the short-form status report items plus data on A/D (analog/digital) channel offsets, power supply voltages, temperature, communications interfaces, time-source synchronization, and IEC 61850 Mode/Behavior.

Table 14.123 STA A Command

Command	Description	Access Level
STA A	Display all items of the status report.	1, B, P, A, O, 2

STA C and STA R

The **STA C** and **STA R** commands restart the relay. Thus, these commands clear a transient failure should this unlikely event occur. Options **C** and **R** are identical. Contact your Technical Service Center or the SEL Factory before using this command.

Table 14.124 STA C and STA R Command

Command	Description	Access Level
STA C	Reset the relay.	2
STA R	Reset the relay.	2

STA S

Use the **STA S** command to view all SELOGIC control equation storage and execution capacity and operating errors.

Table 14.125 STA S Command

Command	Description	Access Level
STA S	Display detailed SELOGIC control equation error information.	1, B, P, A, O, 2

STA SC and STA SR

The **STA SC** and **STA SR** commands clear/reset the SELOGIC control equation operating errors from the status report if the errors are no longer present. In addition, these commands reset the Automation SELOGIC Peak and Average Execution Cycle Time statistics.

Table 14.126 STA SC and STA SR Command

Command	Description	Access Level
STA SC	Clear SELOGIC control equation errors and reset SELOGIC cycle time statistics.	P, A, O, 2
STA SR	Clear SELOGIC control equation errors and reset SELOGIC cycle time statistics.	P, A, O, 2

SUMMARY

The **SUMMARY** command displays a summary event report. See *Event Summary on page 9.25* for information on summary event reports.

SUM

Use the **SUM** command to view the event summary reports in the relay memory.

Table 14.127 SUM Command

Command	Description	Access Level
SUM	Return the most recent event summary.	1, B, P, A, O, 2
SUM *n* [a]	Return an event summary for event *n*.	1, B, P, A, O, 2

[a] Parameter *n* indicates event order or serial number; see the event history report (*HIS on page 14.40* command).

When parameter *n* is 1–9999, *n* indicates the order of the event report. The most recent event report is 1, the next most recent report is 2, and so on. When parameter *n* is 10000–42767, *n* indicates the absolute serial number of the event report.

SUM ACK

Use **SUM ACK** to acknowledge an event summary that you recently viewed with the **SUM NEXT** command on the present communications port. Acknowledge the oldest summary (specify no event number).

Table 14.128 SUM ACK Command

Command	Description	Access Level
SUM ACK	Acknowledge the oldest unacknowledged event summary at the present communications port.	1, B, P, A, O, 2

If you attempt to acknowledge an event summary that you have not viewed on the present port with the **SUM NEXT** command, the relay responds, `Event summary number n has not been viewed with the NEXT option`.

SUM NEXT

Use the **SUM N** command to view the oldest (next) unacknowledged event summary.

Table 14.129 SUM N Command

Command	Description	Access Level
SUM N	View the oldest unacknowledged event summary at the present communications port.	1, B, P, A, O, 2

TARGET

The **TARGET** command displays the elements for a selected row in the Relay Word bit table.

TAR

Use the **TAR** command to view a row of Relay Word bit elements or aliases. When using the **TAR** command, you can specify the row number or element name.

Table 14.130 TAR Command

Command	Description	Access Level
TAR	Display target Row 0 or display the most recently viewed target row.	1, B, P, A, O, 2
TAR *n*	Display target Row *n*.	1, B, P, A, O, 2
TAR *n k* [a]	Display target Row *n* and repeat for *k* times; the repeat count *k* must follow the row number.	1, B, P, A, O, 2
TAR *name*	Display the target row with the element name *name*.	1, B, P, A, O, 2
TAR *name k*	Display the target row with the element name *name* and repeat for *k* times; the repeat count *k* can be before or after the name option.	1, B, P, A, O, 2

[a] Parameter *k* is the repeat count from 1–32767.

The relay memorizes the latest target row input conditioned by your present access level. The relay displays Row 0 if you have not specified a row since the relay was turned on, the access level has timed out, or you have issued the **QUIT** command.

If you specify the repeat count k at a number greater than 8, the relay displays the repeated target rows on the terminal screen in groups of eight, with the target row elements listed above each grouping.

TAR ALL

Use the **TAR ALL** command to display all of the relay targets.

Table 14.131 TAR ALL Command

Command	Description	Access Level
TAR ALL	Display all target rows.	1, B, P, A, O, 2

TAR R

The **TAR R** command has two functions. Use this command to reset any latched relay targets resulting from a tripping event. Also employ the **TAR R** command to reset to Row 0 the memorized target row that the relay reports when you issue a simple **TAR** command.

Table 14.132 TAR R Command

Command	Description	Access Level
TAR R	Reset latched targets and return memorized row to Row 0.	1, B, P, A, O, 2

TAR X

Use the **TAR X** command to view a different target row in the Relay Word bit table than the target row in the target row repeat memory. This function is useful for relay testing. See *Testing With Relay Word Bits on page 10.8* for more information.

Table 14.133 TAR X Command

Command[a]	Description	Access Level
TAR *n* X	Display target Row *n*, but do not memorize Row *n*.	1, B, P, A, O, 2
TAR X *n k*	Display target Row *n* and repeat for *k* times, but do not memorize Row *n*. The repeat count *k* must follow the row number.	1, B, P, A, O, 2
TAR *name* X	Display the target row with the element name *name*, but do not memorize the row *n*umber.	1, B, P, A, O, 2
TAR *name* X *k*	Display the target row with the element name *name* and repeat for *k* times, but do not memorize the row number. The repeat count *k* can be at any position in the command after **TAR**.	1, B, P, A, O, 2

[a] Parameter *k* is the repeat count from 1–32767.

You can place the **X** option at any position in the **TAR** command.

TEC

Enter the **TEC** (time-error calculation) command to display the present time-error estimate and the status of the time-error control equations, and to modify the time-error correction value.

NOTE: Not all SEL-400 series relays support the **TEC** command.

Table 14.134 TEC Command

Command	Description	Access Level
TEC	Display time-error data.	1, B, P, A, O, 2
TEC *n*	Preload time-error correction value *n*, where –30.000 <= *n* <= 30.000.	B, P, A, O, 2

Use the **TEC *n*** command to preload the time-error correction value, TECORR. If the value *n* is within range, the relay will prompt you with `Are you sure (Y/N)?`. If the prompt is acknowledged, the relay sets analog quantity TECORR = *n*, and asserts Relay Word bit PLDTE for approximately 1.5 cycles. The relay then displays the new TECORR value, along with the remaining **TEC** command data.

The TECORR value does not affect the TE (time-error) estimate until the LOADTE SELOGIC equation asserts.

TEST DB

The **TEST DB** command is used for testing access of the virtual device database used for Fast Message Data Access.

TEST DB

Use the **TEST DB** command to write temporary values to the virtual device database to verify the database values. The relay contains a database that describes the relay to external devices. When other devices access the relay via the Fast Message protocol, the relay appears as a virtual device described by the database. The relay is Virtual Device 1.

The virtual database is accessible to master stations of supported Fast Message protocol connected to the relay through serial communication or Ethernet network. You can therefore test the read functionality of the Fast Message protocol in the serial port or Ethernet interface with this command.

Use the **TEST DB 1** command to override any value in the relay database. You must understand the relay database structure to effectively use the **TEST DB** command. Use the **MAP** and **VIEW** commands to see the organization and contents of the database.

Values you enter in the relay database are override values. Use the **TEST DB** command to write override values in the database accessed through the Fast Message Data Access operations.

Table 14.135 TEST DB Command

Command	Description	Access Level
TEST DB	Display present override values by virtual device number and address.	1, B, P, A, O, 2
TEST DB 1 ***addr value1***	Write new data *value1* to the database at an address *addr*.	B, P, A, O, 2
TEST DB 1 ***addr value1 M D Y h m s***	Write new data value1 to the database at an address *addr* and include the provided date/time stamp *M D Y h m s*.	B, P, A, O, 2

The database address *addr* can be any legitimate decimal or hexadecimal address. (A hexadecimal address is a numeral with an “h” suffix or a “0x” prefix.)

You can enter the override value *value1* as an integer, a floating-point number (which overrides two registers), a character (which must be in single quotes), or a string (which must be in double quotes and overrides the number of registers corresponding to the length of the string).

If a date/time stamp is also provided (*M D Y h m s*), the relay will change the static state given and, for any bits being changed by this operation, queued entries will be pushed with the provided date/time stamp. If no queue is associated with the database region (determined by *addr*), the date/time stamp will be ignored.

The order that the date should be entered on the command line depends upon the DATE_F (Global) setting. For example, if DATE_F := DMY, you would enter **TEST DB 1** ***addr value D M Y h m s***.

While there are active test data, the relay asserts Relay Word bit TESTDB.

TEST DB OFF

Use the **TEST DB OFF** command to end the testing session and remove the override values. The relay returns the database registers to the pretest values.

Table 14.136 TEST DB OFF Command

Command	Description	Access Level
TEST DB OFF	Clear all override testing values from all virtual devices.	B, P, A, O, 2
TEST DB OFF 1	Clear all override testing values from Virtual Device 1 (the relay).	B, P, A, O, 2
TEST DB OFF 1 ***region***	Clear all override testing values from the region *region* in Virtual Device 1 (the relay).	B, P, A, O, 2

TEST DB2

The **TEST DB2** command is used to test DNP3 and IEC 61850 communications protocols.

TEST DB2

In addition to Fast Message Protocol, the communications protocols supported by the relay include DNP3, IEC 61850 MMS, and GOOSE. These data include both digital quantities and analog quantities.

Use the **TEST DB2** command to override any DNP3 or IEC 61850 value. The data that can be overridden include both digital and analog quantities.

Table 14.137 TEST DB2 Command

Command	Description	Access Level
TEST DB2	Display present analog and digital override names and values.	1, B, P, A, O, 2
TEST DB2 D ***name1***[a] ***value1***	Write the specified override value *value1* into the digital quantity *name1*.	B, P, A, O, 2
TEST DB2 A ***name2***[b] ***value2***	Write the specified override value *value2* into the analog quantity *name2*.	B, P, A, O, 2

[a] Digital *name1* can be any Relay Word bits or additional binary input points in DNP3 map.

[b] The analog *name2* is any analog available in the DNP3 reference map and any analog listed as a data source for IEC 61850 logical devices. This excludes the event summary analog inputs.

The override value *value1* can be logical 0 or logical 1 for digital and status elements. The analog *value2* can be an integer or a floating-point number.

The Relay Word bit TESTDB2 will be asserted while there are points in this test mode.

If IEC 61850 Mode/Behavior is not On, the relay will not process the **TEST DB2** command.

TEST DB2 OFF

Use the **TEST DB2 OFF** command to end the testing session and remove the override values. The relay returns the modified registers to the pretest values.

Table 14.138 TEST DB2 OFF Command

Command	Description	Access Level
TEST DB2 D OFF	Clear all digital override testing values.	B, P, A, O, 2
TEST DB2 D *name1*[a] OFF	Clear digital override testing value specified by name *name1*.	B, P, A, O, 2
TEST DB2 A OFF	Clear all analog override testing values.	B, P, A, O, 2
TEST DB2 A *name2*[b] OFF	Clear analog override testing value specified by name *name2*.	B, P, A, O, 2

[a] Digital *name1* can be any Relay Word bits or additional binary input points in DNP3 map.

[b] See Section 12: Analog Quantities in the product-specific instruction manual for available analog *name2*.

When removing all existing digital override values, the relay responds, `Digital Overrides Removed`. If no digital override is ever configured, the `Overrides Not Found` message will be displayed. The analog override removal acknowledgment messages are similar.

If IEC 61850 Test Mode/Behavior changes from On, the **TEST DB2** command deactivates. All overrides clear and the TESTDB2 Relay Word bit deasserts.

TEST FM

The **TEST FM** command overrides normal Fast Meter quantities for testing purposes. You can override only "reported" Fast Meter values. For more information on Fast Meter and the relay, see *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.

TEST FM

Values you enter in Fast Meter storage are "override values." Use the **TEST FM** command to display override values and write override values in the Fast Meter report.

Table 14.139 TEST FM Command

Command	Description	Access Level
TEST FM	Display present override values.	1, B, P, A, O, 2
TEST FM *label value1 value2*	Write new data *value1* and *value2* to the Fast Meter report at the item label *label*. Parameter *value2* is optional.	B, P, A, O, 2

When you display Fast Meter data overrides with the **TEST FM** command, the relay shows the item label, and override values.

To force a value, use the **TEST FM *label value1 value2*** command. The item label *label* is any analog channel label in the Fast Meter configuration (if available), any digital element label (from the **DNA** command), and any status element label (from the **BNA** command) except the TEST and FMTEST items.

The value *value1* can be logical 0 or logical 1 for digital and status elements, or a floating-point value for all meter quantities. For meter items that report a pair of values in the Fast Meter message, *value1* is the magnitude and *value2*, if provided, is the angle. If you do not specify *value2*, the relay uses an angle of 0.

When you have successfully added a new Fast Meter test value (for example, **TEST FM IA1 3.7 0.0**), the relay responds, `Override Added`.

The relay asserts Relay Word bit TESTFM while any Fast Meter override data are present in the relay.

Fast Meter Status Byte

Bits labeled TEST and FMTEST reside in the Fast Meter status byte. If any item within the Fast Meter message is in test mode, the relay sets the TEST bit. Similarly, if any item in any Fast Meter message is in test mode, the FMTEST is set in all three Fast Meter responses.

TEST FM DEM

Use the **TEST FM DEM** command to insert override values in Fast Meter demand metering.

NOTE: Not all SEL-400 series relays support demand metering. These relays will not support the **TEST FM DEM** command.

Table 14.140 TEST FM DEM Command

Command	Description	Access Level
TEST FM DEM *label value1*	Write new data value1 to the Fast Meter demand meter report at the item label *label*.	B, P, A, O, 2

TEST FM OFF

Use the **TEST FM OFF** command to remove override values. The relay returns the Fast Meter registers to the pretest values.

Table 14.141 TEST FM OFF Command

Command	Description	Access Level
TEST FM *label* OFF	Clear the override values for the Fast Meter item *label*.	B, P, A, O, 2
TEST FM OFF	Clear all override testing values from Fast Meter.	B, P, A, O, 2

When you have successfully removed a Fast Meter test value (for example, **TEST FM IA1 OFF**), the relay responds, `Override Removed`. When an attempt to remove an FM test value fails, the relay responds, `Override Not Found`. When removing all FM test values (for example, **TEST FM OFF**), the relay responds, `All Overrides Removed`.

TEST FM PEAK

Use the **TEST FM PEAK** command to insert override values in Fast Meter peak demand metering.

NOTE: Not all SEL-400 series relays support demand metering. These relays will not support the **TEST FM PEAK** command.

Table 14.142 TEST FM PEAK Command

Command	Description	Access Level
TEST FM PEAK *label value1*	Write new data *value1* to the Fast Meter peak demand meter report at the item label *label*.	B, P, A, O, 2

TEST SV

TEST SV (SEL SV Publisher Relay)

NOTE: Not all SEL-400 series relays support the **TEST SV** command.

The **TEST SV** command is a SEL SV testing command. Do not confuse this with IEC 61850 Test Mode, which is enabled by Port 5 setting E850MBC. The **TEST SV** command allows the SEL SV publisher relay to generate and publish test signals on all the configured SV publications. The **TEST SV** command provides a facility to test SV publishing functionality without the need for current and/or voltage sources present in the terminals of the SEL SV publisher relay.

Table 14.143 TEST SV Command in an SEL SV Publisher Relay

Command	Description	Access Level
TEST SV[a]	Initiates the SV publication of test signals. When TEST SV Mode = ON, Relay Word bit SVPTST is asserted; SVPTST is deasserted otherwise.	B, P, A, O, 2
TEST SV OFF	Ends the SV publication of test signals. Relay Word bit SVPTST is cleared.	B, P, A, O, 2

[a] The test mode does not influence GOOSE or MMS functionality.

When you enable the TEST SV mode, a 15-minute timer starts. After 15 minutes, the SEL SV publisher relay automatically disables the TEST SV mode. This timer restarts each time the **TEST SV** command is entered. With the TEST SV mode enabled, the test bit in the quality attribute asserts in all outgoing SV publications. The mode of the device (LLN0.Mod) is not changed and it remains in normal operation mode. PubSim and Sim bits are also not modified.

Table 14.144 shows a detailed description of how the output values for the SEL SV publisher relay are calculated while in TEST SV mode.

Table 14.144 SV Output Values During TEST SV Mode (Sheet 1 of 2)

Physical Measurement	Description	Setting Source
CURRENT	The value for each Channel IA, IB, and IC is scaled from secondary values (Magnitude in *Table 14.145*) to primary values, in accordance with the CTRW setting from the presently active group settings. The CTRW is used for both IW and IX scaling. A-Phase starts at 0 degrees; the other phase angles are relative to the PHROT setting from the presently active group settings. The value for Channel IN in each winding is the sum of IA, IB, and IC values.	CTRW, ACTGRP, PHROT
VOLTAGE	The value for each Channel VA, VB, and VC is scaled from secondary values (Magnitude in *Table 14.145*) to primary values, in accordance with the PTRY setting from the presently active group settings. The PTRY is used for both VY and VZ scaling. A-Phase starts at 0 degrees; the other phase angles are relative to the PHROT setting from the presently active group settings. The value for Channel VN in each winding is the sum of VA, VB, and VC values.	PTRY, ACTGRP, PHROT

Table 14.144 SV Output Values During TEST SV Mode (Sheet 2 of 2)

Physical Measurement	Description	Setting Source
FREQUENCY	The value for the frequency corresponds to the NFREQ setting.	NFREQ
PHASE ROTATION	The phase sequence corresponds to the PHROT setting.	PHROT

Table 14.145 shows the secondary values used while the SEL SV publisher relay is in TEST SV mode.

Table 14.145 Secondary Values Used During TEST SV Mode

IEC Notation	SEL Notation	Magnitude (RMS)		Angle (degrees)	
		5A	1A	ABC ROT	ACB ROT
I1	IA	5	1	0	0
I2	IB	5	1	–120	120
I3	IC	5	1	120	–120
I4	IN	0	0	0	0
V1	VA	67	67	0	0
V2	VB	67	67	–120	120
V3	VC	67	67	120	–120
V4	VN	0	0	0	0

When you enable or disable the SEL TEST SV mode, the SV publications are disabled momentarily, causing a brief interruption in the outgoing SV publications.

If the Port 5 SV settings are not in use and no SV publications are configured in the CID file when the **TEST SV** command is issued, the relay responds with

```
Cannot enter test mode. No SV publications configured.
```

You cannot use the **TEST SV** command if IEC 61850 Test Mode is enabled and active mode is not on.

TEST SV (SEL SV Subscriber Relay)

The **TEST SV** command provides a facility to test SV functionality. The **TEST SV** command allows the SEL SV subscriber relay to accept SV test messages on all the configured SV subscriptions.

Table 14.146 TEST SV Command in a SEL SV Subscriber Relay

Command	Description	Access Level
TEST SV[a]	Instructs the SEL SV subscriber relay to accept SV test messages. When TEST SV Mode = ON, Relay Word bit SVSTST is asserted; SVSTST is deasserted otherwise.	B, P, A, O, 2
TEST SV OFF	Instructs the SEL SV subscriber relay to reject the received SV messages with the test bit of the quality attribute asserted. Relay Word bit SVSTST is cleared.	B, P, A, O, 2

[a] The Test mode does not influence GOOSE or MMS functionality.

When you enable the TEST SV mode, a 15-minute timer starts. After 15 minutes, the SEL SV subscriber relay automatically disables the TEST SV mode. This timer restarts each time the **TEST SV** command is entered.

If the Port 5 SV settings are not in use and no SV subscriptions are configured in the CID file when the **TEST SV** command is issued, the relay responds with `Cannot enter test mode. No SV subscriptions configured.`

Considerations for an SEL SV Subscriber Relay During TEST SV Mode

The SEL SV subscriber relay will process and execute all the associated protection logic, operating in the same way as if the SEL SV subscriber relay were receiving valid SV messages.

The SEL SV subscriber relay will continue to accept incoming SV messages that do not have the TEST bit of the quality attribute asserted.

For TEST SV mode to function, the IEC 61850 Mode/Behavior must be On.

TIME

Use the **TIME** command to view and set the relay time clock. The ASCII interface is just one source by which you can set the internal clock. Other sources can override the ASCII **TIME** command; overriding occurs in HIRIG time mode, IRIG time mode, and when using DNP3. See *Section 11: Time and Date Management* for more information on configuring time functions.

TIME

The **TIME** command returns information about the internal relay clock. You can also set the clock to local time if you specify hours and minutes (seconds data are optional). Separate the hours, minutes, and seconds with colons, semicolons, spaces, commas, or slashes.

```
=>>TIME <Enter>
local: 16:48:33     UTC: 23:48:33     UTC Offset: -07.0 hrs
```

If a valid IRIG-B or SNTP signal is connected to the relay, the **TIM** command cannot be used to set the relay time.

Table 14.147 TIME Command

Command	Description	Access Level
TIME	Display the present relay internal clock time, in three formats: local, UTC, and UTC offset.	1, B, P, A, O, 2
TIME *hh:mm*	Set the relay internal clock to *hh:mm*.	1, B, P, A, O, 2
TIME *hh:mm:ss*	Set the relay internal clock to *hh:mm:ss*.	1, B, P, A, O, 2

Use the **TIME *hh:mm*** and **TIME *hh:mm:ss*** commands to set the relay internal clock time. The value *hh* is for hours from 0–23, the value *mm* is for minutes from 0–59, and the value *ss* is for seconds from 0–59. If you enter a valid time, the relay updates and saves the time in the nonvolatile clock, and displays the time you just entered. If you enter an invalid time, the relay responds, `Invalid Time`.

TIME Q

The **TIME Q** command returns detailed information on the relay internal clock. Use this command to query the status of high-accuracy time source inputs and the present clock time mode.

Table 14.148 TIME Q Command

Command	Description	Access Level
TIME Q	Display detailed information about the internal relay clock; query relay time.	1, B, P, A, O, 2

When you issue the **TIME Q** command, the relay reports statistics on the relay time sources. These statistics include the present time source and the last time value update source (see *TIME Q Command on page 11.8*).

```
=>TIME Q <Enter>

Station A                                Date: 2016/02/24  Time: 23:04:16.336
Relay 1                                  Serial Number: 0000000000


Time Source: HIRIG
Last Update Source: HIRIG

IRIG Time Quality:   0.000 ms

Time Mark Period:   999.990539 ms

Internal Clock Period:  20.000006 ns
```

Figure 14.14 Sample TIME Q Command Response With IRIG

```
=>>TIME Q <Enter>

Relay 1                                  Date: 02/24/2016  Time: 15:08:41.468
Station A                                Serial Number: 0000000000


Time Source: HPTP
Last Update Source: HPTP

Grandmaster Clock Quality
    Clock Class : Synchronized with PTP timescale (6)
    Time Traceable : TRUE
    Clock Accuracy : Within 25 ns
    Offset Log Variance : 0

Time Mark Period:  1000.000061 ms

Internal Clock Period:  19.999935 ns
```

Figure 14.15 Sample Time Q Command Response With PTP

TIME DST

In response to the **TIME DST** command, the relay displays local time, UTC time and UTC Offset, followed by daylight-saving time rules and information.

```
=>>TIME DST <Enter>
local: 11:28:19     UTC: 18:28:19     UTC Offset: -07.0 hrs


Daylight Savings Time Begin Rule: 2nd Sunday of March at 02:00
Daylight Savings Time End Rule: 1st Sunday of November at 02:00


Daylight Savings Time Presently Active

Next Daylight Savings Time Beginning: 03/11/2012 02:00
Next Daylight Savings Time Ending: 11/06/2011 02:00
=>>
```

Table 14.149 TIME DST Command

Command	Description	Access Level
TIME DST	Daylight-saving time rules and information	1, B, P, A, O

TRIGGER

The **TRIGGER** command initiates data captures for high-resolution oscillography and event reports. For information on high-resolution oscillography and event reports see *Triggering Data Captures and Event Reports on page 9.6*.

Use the **TRI** command to trigger the relay to record data for high-resolution oscillography and event reports.

Table 14.150 TRI Command

Command	Description	Access Level
TRI	Trigger relay data capture.	1, B, P, A, O, 2

When you issue the **TRI** command, the relay responds, `Triggered`. If the event did not trigger within 1 second, the relay responds, `Did not trigger`.

VECTOR

The **VECTOR** command displays information useful to the factory for troubleshooting purposes.

Use the **VEC** command to view the exception and diagnostics records in the relay.

Table 14.151 VEC Command

Command	Description	Access Level
VEC	Report relay internal diagnostics information.	2

VERSION

The **VERSION** command displays the relay hardware and software configuration.

Use the **VER** command to list the part numbers, serial numbers, checksums, software release numbers, and other important relay configuration information.

Table 14.152 VER Command

Command	Description	Access Level
VER	Display the hardware and software configurations.	1, B, P, A, O, 2

When you issue the **VER** command, the relay displays the latest release numbers for various items, typically including:

- FID
- CID
- Part number
- Serial number
- SELBOOT BFID
- Mainboard memory types and sizes

- Front-panel hardware
- Analog inputs ratings
- Interface board inputs and outputs
- Extended relay features list

A sample **VER** command response is shown in *Figure 14.16*.

```
=>VER <Enter>
FID=SEL-411L-R101-V0-Z013012-D20101111
CID=B66B
Part Number:  0411L5415XC0X4H343XX22
Serial Number:  2010123234
SELboot:
    BFID= SLBT-4XX-R205-V0-Z001002-D20100128
    Checksum:  A92C

Mainboard:
    Code FLASH Size:   12 MB
    Data FLASH Size:   52 MB
    RAM Size:          32 MB
    EEPROM Size:      128 kB

Front Panel: installed
Analog Inputs:
    W:  Currents:  5 Amp
    X:  Currents:  5 Amp
    Y:  Voltage:   67 Volts
    Z:  Voltage:   67 Volts

Interface Boards:
    Board 1:  24 inputs   8 outputs
    Board 2:  not installed
E4 Configuration: 0

Extended Relay Features:
    IEC 61850

If the above information is not as expected, contact SEL for assistance.

=>
```

Figure 14.16 Sample VER Command Response

If an item is not installed, the **VER** report indicates `Not installed` at the appropriate line. If a detected hardware configuration does not match the component part number, the relay adds the statement `Warning - hardware does not match part number` on the corresponding line.

VIEW

Use the **VIEW** command to examine data within the relay database. You can view these data in three ways:

- Region
- Register item
- Bit

The **VIEW** command in the relay is very similar to the **VIEW** command in SEL Communications Processors. See *Section 10: Communications Interfaces* in the product-specific instruction manual for more information on the relay database regions and data types.

Typical relay regions are LOCAL, METER, DEMAND, TARGET, HISTORY, BREAKER, STATUS, and ANALOGS; view this list with the **MAP 1** command.

The relay is Virtual Device 1; all commands begin with VIEW 1. In all database views, if a data item is in test mode (controlled by **TEST DB** command), the relay displays an asterisk (*) mark following the data value.

VIEW 1 Commands—Region

Use the commands in *Table 14.153* to view the contents of the database regions.

Table 14.153 VIEW 1 Commands—Region

Command	Description	Access Level
VIEW 1 *region*	Display the data in the relay database in the region *region*.	1, B, P, A, O, 2
VIEW 1 *region* BL	Display the data in the region *region* and include bit labels.	1, B, P, A, O, 2

VIEW 1 Commands—Register Item

Use the commands in *Table 14.154* to view register items in the relay database. Typical examples of register items in the METER region are IA1, I0_1, VB, and PF. Examples of register items in the LOCAL region are FID, SER_NUM, and PART_NUM.

Table 14.154 VIEW 1 Commands—Register Item

Command	Description	Access Level
VIEW 1 *addr*	Display the data in the relay database at register address *addr*.	1, B, P, A, O, 2
VIEW 1 *addr* NR *m*[a]	Display the data beginning at register address *addr* and continue for *m* registers.	1, B, P, A, O, 2
VIEW 1 *region item_label*	Display the data for the addresses in the *region item_label* area of the database.	1, B, P, A, O, 2
VIEW 1 *region item_label* NR *m*	Display the data for addresses in the *region item_label* area of the database; begin at the start of *item_label* and proceed for *m* registers.	1, B, P, A, O, 2
VIEW 1 *region offset*	Display the data for the address in the database region *region* at the offset *offset* from the beginning of the region.	1, B, P, A, O, 2
VIEW 1 *region offset* NR *m*	Display the data for the addresses in the database region *region*; begin at the offset *offset* from the beginning of the region and proceed for *m* registers.	1, B, P, A, O, 2

[a] Parameter *m* is an integer value representing the number of registers.

In the **VIEW 1 *addr*** commands, option *addr* is the register address. Use the **MAP 1 *region*** command to find the register address. You can specify register addresses as a decimal or hexadecimal number. (A hexadecimal address is a numeral with an "h" suffix or a "0x" prefix.) If you specify the data by address or by offset with the *addr* and *offset* options, the relay returns the data in hexadecimal number format. The **NR** option specifies the number of registers *m* that the relay includes in the data listing.

VIEW 1 Commands—Bit

Use commands in *Table 14.155* to inspect a specific bit in the relay database. The relay displays bit data as the bit label or number and the value logical 1 or logical 0. An example of a relay response for bit commands is `1:TARGET:ALTI = 0`, where `ALTI` is the bit label and `0` is the bit value.

Table 14.155 VIEW 1 Commands—Bit[a]

Command	Description	Access Level
VIEW 1 ***addr bit***	Display the value at register address *addr* for the bit number *bit*.	1, B, P, A, O, 2
VIEW 1 ***bit_label***	Display the value for the bit with the bit label *bit_label.*	1, B, P, A, O, 2
VIEW 1 ***region bit_label***	Display the value for the particular bit with the bit label *bit_label* in the region *region*.	1, B, P, A, O, 2
VIEW 1 ***region offset bit***[b]	Display the value for the bit *bit* in the region *region* that is offset from the beginning of the region by offset *offset*.	1, B, P, A, O, 2

[a] Parameter *bit* is a number from 0–15, with 0 as the LSB (least significant bit).

[b] Parameter *offset* is a decimal or hexadecimal number to indicate the offset.

The command option *bit* is the bit number. If you access bit data, the relay displays the bit label or number and the value (logical 0 or logical 1). If you reference the data by label with the **BL** and *bit_label* options, the relay returns the data according to the data type.

Use the **VIEW 1** ***bit_label*** command as a shorthand method to inspect a specific data bit in the relay database. The relay searches the entire relay database structure for the bit label you specified; this process takes more time and processing than narrowing the search by using the **VIEW 1** ***region*** command and the **VIEW 1** ***addr*** command with the bit label option *bit_label*.

SECTION 15

Communications Interfaces

This section provides information on communications interface options for SEL-400 series relays. The following topics are discussed:

- *Serial Communication on page 15.2*
- *Serial Port Hardware Protocol on page 15.5*
- *Ethernet Communications on page 15.6*
- *Virtual File Interface on page 15.18*
- *Software Protocol Selections on page 15.26*
- *SEL Protocol on page 15.26*
- *SEL MIRRORED BITS Communication on page 15.34*
- *SEL Distributed Port Switch Protocol (LMD) on page 15.41*
- *SEL-2600A RTD Module Operation on page 15.42*
- *Direct Networking Example on page 15.44*

The relay collects, stores, and calculates a variety of data. These include electrical power system measurements, calculated quantities, diagnostic data, equipment monitoring data, fault oscillography, and sequential event reports. You must enter settings to configure the relay to protect and monitor your power system properly. A communications interface is the physical connection on the relay that you can use to collect data from the relay, set the relay, and perform relay test and diagnostic functions.

The relay has three rear-panel serial ports and one front-panel serial port. These serial ports conform to the EIA-232 standard (often called RS-232). Several optional SEL devices are available to provide alternative physical interfaces, including EIA-485 and fiber-optic cable. The relay also has a Ethernet card slot for the optional Ethernet card.

Once you have established a physical connection, you must use a communications protocol to interact with the relay. A communications protocol is a language that you can use to perform relay operations and collect data. For information on protocols that you can use with the relay, see the instruction manual sections listed in *Table 15.1*.

Table 15.1 Relay Communications Protocols (Sheet 1 of 2)

Communications Protocol	Communications Interface	For More Information See
ASCII Commands	EIA-232[a] or Telnet using Ethernet	*Section 14: ASCII Command Reference*
Distributed Port Switch (LMD)	SEL-2885 EIA-232 to EIA-485 transceiver on an EIA-232 port	*SEL Distributed Port Switch Protocol (LMD) on page 15.41*
DNP3	EIA-232[a] or Ethernet	*Section 16: DNP3 Communication*
File Transfer Protocol (FTP)	Ethernet	*FTP on page 15.12*
HTTP	Ethernet	*HTTP (Hypertext Transfer Protocol) Server on page 15.18*

Table 15.1 Relay Communications Protocols (Sheet 2 of 2)

Communications Protocol	Communications Interface	For More Information See
IEC 61850	Ethernet	*Section 17: IEC 61850 Communication*
MIRRORED BITS Communications	EIA-232[a]	*SEL MIRRORED BITS Communication on page 15.34*
Phasor Measurement Protocols (IEEE C37.118 and SEL Fast Message)	EIA-232[a] Ethernet[b]	*Section 18: Synchrophasors*
Precision Time Protocol (PTP)	Ethernet	*Precision Time Protocol (PTP) on page 15.16*
SEL Binary Protocols (Fast Meter, Fast Operate, Fast SER)	EIA-232[a] or Telnet using Ethernet	*SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*
SEL Fast Message RTD Protocol	EIA-232[a]	*SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*
SNTP	Ethernet	*SNTP on page 15.14*
Telnet	Ethernet	*Telnet on page 15.13*

[a] You can add converters to transform EIA-232 to other physical interfaces.
[b] Phasor Measurement over the Ethernet card is only IEEE C37.118 protocol.

Serial Communication

Each relay has four serial ports that you can use for serial communication with other devices. While these ports are all EIA-232, you can add transceivers or converters to operate on different physical media including EIA-485 and fiber-optic cable.

EIA-232 Interfaces

The relay has four EIA-232 communications interfaces. The serial port locations for the 4U chassis are shown in *Figure 15.1*, *Figure 15.2*, and *Figure 15.3*; other chassis sizes are similar. The port on the front panel is **PORT F** and the three rear-panel ports are **PORT 1**, **PORT 2**, and **PORT 3**.




Figure 15.1 Relay 4U Chassis Front-Panel Layout




Figure 15.2 Example 3U Rear-Panel Layout




Figure 15.3 Example 4U Rear-Panel Layout in Relay With Bay Cards

The EIA-232 ports are standard female 9-pin connectors with the pin numbering shown in *Figure 15.4*. The pin functions are listed in *Table 15.2*. Pin 1 can provide power to an external device.




Figure 15.4 EIA-232 Connector Pin Numbers

Table 15.2 EIA-232 Pin Assignments

Pin	Signal Name	Description	Comments
1	5 Vdc	Modem power	Jumper selectable on **PORT 1**–**PORT 3**. No connection on **PORT F**.
2	RXD	Receive data	
3	TXD	Transmit data	
4	+IRIG-B	Time-code signal positive	**PORT 1** only. No connection on **PORT F**, **PORT 2**, and **PORT 3**.
5	GND	Signal ground	Also connected to chassis ground.
6	–IRIG-B	Time-code signal negative	**PORT 1** only. No connection on **PORT F**, **PORT 2**, and **PORT 3**.
7	RTS	Request to send	
8	CTS	Clear to send (input)	
8	TX/RX CLK (for SPEED := SYNC, only available when PROTO := MBA or MBB)	Transmit and receive clock (input)	Rear-panel serial ports only
9	GND	Chassis ground	

NOTE: Pins 5 and 9 are not intended to provide a chassis ground connection.

The +5 V serial port supply that is common to all three rear serial ports is monitored by the relay. If the +5 V supply is overloaded, the relay issues an HALARM warning (pulses HALARM bit for 5 seconds) and displays a port overload message in the relay status report. The serial port keeps working, regardless of this condition.

EIA-232 Communications Cables

For most installations, you can obtain information on the proper EIA-232 cable configuration from the SEL-5801 Cable Selector Program. Using the SEL-5801 software, you can choose a cable by application. The software provides the SEL cable number with wiring and construction information, so you can order the appropriate cable from SEL or construct one. If you do not see information for your application, please contact SEL and we will assist you. You can obtain a copy of the SEL-5801 software by contacting SEL or from selinc.com.

Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.

You can connect to a standard 9-pin computer port with an SEL-C234A cable for relay configuration and programming with a terminal program or with the ACSELERATOR QuickSet SEL-5030 software.

Fiber-Optic Interface

You can add transceivers to the EIA-232 ports to use fiber-optic cables to connect devices. We strongly recommend that you use fiber-optic cables to connect devices within a substation. Power equipment and control circuit switching can cause substantial interference with communications circuits. You can also experience significant ground potential differences during fault conditions that can interfere with communications and damage equipment. Fiber-optic cables provide electrical isolation that increases safety and equipment protection.

Use the SEL-2800 product family transceivers for multimode or single-mode fiber-optic communications. All of these transceivers are port powered, require no settings, and operate automatically over a broad range of data rates. SEL-2800 series transceivers operate over the same wide temperature ranges as SEL relays, providing reliable operations in extreme conditions.

EIA-485

There is no EIA-485 port integral to the relay. You can install an SEL-2885 or SEL-2886 transceiver to convert one of the rear-panel EIA-232 ports (**PORT 1**–**PORT 3**) on the relay to an EIA-485 port. The SEL-2885 and SEL-2886 are powered by the +5 Vdc output on Pin 1. These transceivers offer transformer isolation not found on most EIA-232-to-EIA-485 transceivers. See the transceiver product fliers for more information.

The SEL-2885 offers the SEL Distributed Port Switch Protocol (LMD). With this protocol you can selectively communicate with multiple devices on an EIA-485 network. You can communicate with other network nodes including EIA-232 devices with an SEL-2885 and SEL devices having integral EIA-485 ports. You can find more information about using SEL LMD in *SEL Distributed Port Switch Protocol (LMD) on page 15.41*.

Serial Port Hardware Protocol

The serial ports comply with the EIA-232 Standard (formerly known as RS-232). The serial ports support RTS/CTS hardware flow control. See also *Software Flow Control on page 15.30*.

Hardware Flow Control

Hardware handshaking is one form of flow control that two serial devices use to prevent input buffer information overflow and loss of characters. To support hardware handshaking, connect the RTS output pin of each device to the CTS input pin of the other device. To enable hardware handshaking, use the **SET P** command (or front-panel **SET** pushbutton sequence) to set RTSCTS := Y. Disable hardware handshaking by setting RTSCTS := N. *Table 15.3* shows actions the relay takes for the RTSCTS setting values and the conditions relevant to hardware flow control.

Table 15.3 Hardware Handshaking

Setting RTSCTS Value	Condition	Relay Action
N	All	Assert RTS output pin and ignore CTS input pin.
Y	Normal input reception	Assert RTS output pin.
Y	Local input buffer is close to full	Deassert RTS pin to signal remote device to stop transmitting.
Y	Normal transmission	Sense CTS input is asserted, transmit normally.
Y	Remote device buffer is close to full, so remote device deasserts RTS	Sense CTS input is deasserted, stop transmitting.

Note that the relay must assert the RTS pin to provide power for some modems, fiber-optic transceivers, and hardware protocol converters that are port powered. Check the documentation for any port-powered device to determine if the device supports hardware handshaking or if you must always assert RTS (RTSCTS := N) for proper operation.

Data Frame

The relay ports use asynchronous data frames to represent each character of data. Four port settings influence the framing: SPEED, DATABIT, PARITY, and STOPBIT. The time allocated for one bit is the reciprocal of the SPEED. For example, at 9600 bits per second, one bit-time is 0.104 milliseconds (ms).

The default port framing uses one start bit, eight data bits, no parity bit, and one stop bit. The transmitter asserts the TXD line for one data frame, as described in the following steps:

The TXD pin is normally in a deasserted state.

- To send a character, the transmitter first asserts the TXD pin for one bit time (start bit).
- For each data bit, if the bit is set, the transmitter asserts TXD for one bit time. If the bit is not set, it deasserts the pin for one bit time (data bits).

- If the PARITY setting is E, the transmitter asserts or deasserts the parity bit so that the number of asserted data bits plus the parity bit is an even number. If the PARITY setting is O, the transmitter asserts or deasserts the parity bit so that the number of asserted data bits plus the parity bit is an odd number. If the PARITY setting is N, the data frame does not include a parity bit.
- At the completion of the data bits and parity bit (if any), the transmitter deasserts the line for one bit time (stop bit). If STOPBIT is set to 2, the transmitter deasserts the line for one more bit time (stop bit).
- Until the relay transmits another character, the TXD pin will remain in the unasserted state.

Ethernet Communications

Ethernet Card

SEL-400 series relays support an optional Ethernet Card. In some SEL-400 series devices, this is a daughter card to the mainboard. In others, it goes into Bay 3. You can either field install the optional communications card or order the relay with the card installed at the factory. As with other SEL products, SEL has designed and tested SEL Ethernet cards for operation in harsh environments.

The optional Ethernet card provides Ethernet communications for the relay. The Ethernet card is available with standard twisted-pair and fiber-optic physical interfaces. The Ethernet card includes redundant physical interfaces with the capability to automatically transfer communications to the backup interface in the event that the primary network fails. For information on substation integration architectures, see *Section 16: DNP3 Communication* and *Section 17: IEC 61850 Communication*.

Once installed in a relay, the settings needed for network operation and data exchange protocols, including DNP3 and IEC 61850, are available in the **PORT 5** settings.

Ethernet Network Operation

You should carefully design your Ethernet network to maximize reliability, minimize system administration effort, and provide adequate security. SEL recommends that you work with a networking professional to design your substation Ethernet network.

Several settings control how the relay with the optional Ethernet card operates on an Ethernet network. These settings include IP addressing information, network port failover options, and network speed.

NOTE: Only some SEL-400 series relays are available with four Ethernet ports.

Use the network configuration settings shown in *Table 15.4* to configure the relay for operation on an IP network and to set other parameters affecting the physical Ethernet network interface operation. The relay is equipped with either two or four Ethernet ports: A, B, C, and D. Ports A and B support PTP protocol, ports C and D do not. If the relay has two ports without the PTP option, they will support standard Ethernet, DNP3, and optional IEC 61850 communications. If the relay has four ports, the additional two ports can be used for relay-specific functions.

Table 15.4 Ethernet Card Network Configuration Settings

Label	Description	Range	Default
EPORT	Enable Ethernet port communication	Y, N	N
IPADDR	IP network address/CIDR network prefix	IP address *w.x.y.z/t* where: *w* = 0–126, 128–223 *x* = 0–255 *y* = 0–255 *z* = 0–255 *t* = 1–30	192.168.1.2/24
DEFRTR	Default router	*w* = 0–126, 128–223 *x* = 0–255 *y* = 0–255 *z* = 0–255	192.168.1.1
ETCPKA	Enable TCP keep-alive functionality in all TCP communication supported by the relay	Y, N	Y
KAIDLE	Length of time to wait with no detected activity before sending a keep alive packet	1–20 s	10
KAINTV	Length of time to wait between sending keep-alive packets after receiving no response for the prior keep-alive packet	1–20 s (must be less than or equal to KAIDLE)	1
KACNT	Maximum number of keep-alive packets to send	1–20	6
NETMODE	Network operating mode	FIXED, FAILOVER, SWITCHED, PRP, ISOLATEIP	FAILOVER
NETPORT	Primary network port	A, B, C, D	C
FTIME	Failover time out	0–65535 ms	1
NETASPD	Network speed or autodetect on Port A	AUTO, 10 Mbps, 100 Mbps	AUTO
NETBSPD	Network speed or autodetect on Port B	AUTO, 10 Mbps, 100 Mbps	AUTO
NETCSPD	Network speed or autodetect on Port C	AUTO, 10 Mbps, 100 Mbps	AUTO
NETDSPD	Network speed or autodetect on Port D	AUTO, 10 Mbps, 100 Mbps	AUTO

The relay IPADDR setting uses Classless Inter-Domain Routing (CIDR) notation and a variable-length subnet mask (VLSM) to define its local network and host address.

An IP address consists of two parts: a prefix that identifies the network followed by a host address within that network. Early network devices used a subnet mask to define the network prefix of an associated host address. Within the mask, subnet boundaries were defined by the 8-bit segments of the 32-bit IP address. These boundaries constrained network prefixes to 8, 16, or 24 bits, defining Class A, B, and C networks, respectively.

This classful networking often created subnetworks that were not sized efficiently for actual requirements. CIDR allows more effective usage of a given range of IP addresses. In CIDR notation, you enter the IPADDR setting in the form a.b.c.d/p, where a.b.c.d is the host address in standard dotted decimal form and p is the network prefix expressed as the number of "1" bits in the mask. For example, if IPADDR := 192.168.1.2/24, the host address is 192.168.1.2 and the network prefix is the first 24 bits of the address, or 192.168.1. The network address is derived by applying the network prefix to IPADDR and filling the remaining bits with zeros (in our example, it is 192.168.1.0). The broadcast address is derived similarly, but the remaining bits are filled with ones (192.168.1.255 for the example above). Neither the network (base) address nor the broadcast address can be used for any host or router addresses on the network.

Table 15.5 CIDR Notation

CIDR Value	Subnet Mask
/32	255.255.255.255
/31	255.255.255.254
/30	255.255.255.252
/29	255.255.255.248
/28	255.255.255.240
/27	255.255.255.224
/26	255.255.255.192
/25	255.255.255.128
/24	255.255.255.000
/23	255.255.254.000
/22	255.255.252.000
/21	255.255.248.000
/20	255.255.240.000
/19	255.255.224.000
/18	255.255.192.000
/17	255.255.128.000
/16	255.255.000.000
/15	255.254.000.000
/14	255.252.000.000
/13	255.248.000.000
/12	255.240.000.000
/11	255.224.000.000
/10	255.192.000.000
/9	255.128.000.000
/8	255.000.000.000
/7	254.000.000.000
/6	252.000.000.000
/5	248.000.000.000
/4	240.000.000.000
/3	224.000.000.000
/2	192.000.000.000
/1	128.000.000.000
/0	000.000.000.000

The relay uses the DEFRTR address setting to determine how to communicate with nodes on other local networks. The relay communicates with the default router to send data to nodes on other local networks. The default router must be on the same local network as the relay or the relay will reject the DEFRTR setting. You must also coordinate the default router with your general network implementation and administration plan. See *Table 15.6* for examples of how IPADDR and SUBNETM define the network and node and how these settings affect the DEFRTR setting.

If there is no router on the network, enter a null string (“”).

Table 15.6 DEFRTR Address Setting Examples

IPADDR (CIDR)	SUBNET Mask (Non-CIDR)	Network Address	Broadcast Address	DEFRTR Range[a]
192.168.1.2/28	255.255.255.240	192.168.1.0	192.168.1.15	192.168.1.0–192.168.1.15
192.168.1.2/24	255.255.255.0	192.168.1.0	192.168.1.255	192.168.1.a[b]
192.168.1.2/20	255.255.240.0	192.168.0.0	192.168.15.255	192.168.0.a[b]–192.168.15.a[b]
192.168.1.2/16	255.255.0.0	192.168.0.0	192.168.255.255	192.168.a[b].b[b]
192.168.1.2/12	255.240.0.0	192.160.0.0	192.175.255.255	192.160.a[b].b[b]–192.175.a[b].b[b]
192.168.1.2/8	255.0.0.0	192.0.0.0	192.255.255.255	192.a[b].b[b].c[b]
192.168.1.2/4	240.0.0.0	192.0.0.0	207.255.255.255	192.a[b].b[b].c[b]–207.a[b].b[b].c[b]

[a] DEFRTR cannot be the same as IPADDR, Network Address, or Broadcast Address.

[b] Value in the range 0–255.

NOTE: The ETCPKA setting applies to all TCP traffic on Ethernet ports, including Telnet, FTP, DNP3, IEC 61850 MMS, and IEEE C37.118.

The ETCPKA setting, along with the KAIDLE, KAINTV, and KACNT settings, can be used to verify that the computer at the remote end of a TCP connection is still available. If ETCPKA is enabled and the relay does not transmit any TCP data within the interval specified by the KAIDLE setting, the relay sends a keep-alive packet to the remote computer. If the relay does not receive a response from the remote computer within the time specified by KAINTV, the keep-alive packet is retransmitted as many as KACNT times. After this count is reached, the relay considers the remote device no longer available, so the relay can terminate the connection without waiting for the idle timer (TIDLE or FTPIDLE) to expire.

The relay monitors Manufacturing Message Specification (MMS) inactivity to identify and disconnect MMS clients that have stopped communicating with it. You can set it from 0 to 42000000 seconds via the IED Properties MMS Settings in ACSELERATOR Architect SEL-5032 Software. The MMS Inactivity default value is either 120 seconds or 900 seconds, depending on the relay. Setting this value to 0 disables the MMS Inactivity timer. If enabled, the relay starts a timer for an MMS session after it receives an MMS request from the client on that session. It resets the timer whenever it receives a new MMS request from that client. When the timer runs out, the relay disconnects the MMS session, making it available for other MMS clients.

This feature was implemented in addition to the TCP keep-alive timer to specifically handle MMS clients that do not disconnect properly. As there are a limited number of MMS sessions available, this ensures that misbehaving MMS clients do not take up multiple MMS sessions. Note that the MMS inactivity time-out can still disconnect an MMS session even if the relay receives TCP keep-alive messages from that MMS client.

The relay Ethernet card operates over either twisted-pair or fiber-optic media. Each Ethernet card is equipped with two or four network ports. With an initial ordering option, you can select the medium for each port (10/100 Mbps twisted-pair or 100 Mbps fiber-optic). Speeds for the physical media are fixed for fiber-optic connections. For twisted-pair connections, the Ethernet card can autodetect the network speed or you can set a fixed speed.

Using Redundant Ethernet Ports

Relays may have as many as four Ethernet ports, which work together in pairs: A and B, C and D. One pair of ports are for TDP/I/P or UDP/IP Ethernet communications, including FTP, Telnet, DNP3 LAN/WAN, etc., and IEC 61850 GOOSE. You can configure these ports for redundant network architectures, or force the relay to use a single Ethernet port for these protocols. If the relay has four ports, the second pair of ports can be used for relay-specific functionality. PTP is only available on ports A and B.

Redundant Ethernet Network by Using FAILOVER Mode

Make the following settings in Port 5 to configure the relay for FAILOVER mode.

- NETMODE := FAILOVER
- FTIME := desired time-out for the active port before failover to the backup port
- NETPORT := the preferred primary network interface (C for Port 5C, D for Port 5D)

Use the internal failover switch to connect the relay to redundant networks as shown in *Figure 15.5*.




Figure 15.5 Failover Network Topology

On startup, the relay communicates using the primary network interface selected by the NETPORT setting. If the relay detects a link failure on the primary interface, it asserts the LNKFAIL Relay Word bit. If the link status on the standby interface is healthy, the relay activates the standby network interface after time FTIME. If the link status on the primary interface returns to normal before time FTIME, the failover timer resets and operation continues on the primary network interface.

After failover, while communicating via the standby interface, if the relay detects a link failure on the standby interface and the link status on the primary interface is healthy, the relay activates the primary network interface after time FTIME. The choice of active port is reevaluated after settings change, and after relay restart.

In either case, if the relay detects a link failure on the interface on which it is currently communicating, it asserts the LNKFAIL Relay Word bit. In relays that support process bus functionality, FAILOVER is the only supported mode. If the relay detects a failure on its current process bus interface, it will assert the LNK-

FL2 Relay Word bit. Note that for very small values of FTIME, or for a failover event on the process bus, the assertion or deassertion of LNKFAIL and LNKFL2 can be too short for a state change to register in the SER.

Network Connection by Using Isolated IP Connection Mode

The Isolated IP mode (NETMODE = ISOLATEIP) permits IEC 61850 GOOSE messages on two ports, but restricts IP traffic to just one port. This mode is useful for cases where it is desired to connect one port to a secured network (the IP port) but have the other port leave the security perimeter.

NOTE: If NETMODE = ISOLATEIP, Precision Time Protocol (PTP) is only supported on the port designated as the IP port.

The NETPORT setting selects which port will be the IP port. The other port will only support GOOSE traffic. IP transmissions will only go out the IP port. IP receptions will only be processed from the IP port. GOOSE publications will go out both ports. GOOSE subscriptions will be accepted from either port. Any non-GOOSE traffic received on the non-IP port will be ignored. No traffic will go from one external port to the other.

Network Connection by Using SWITCHED Mode

Make **Port 5** setting NETMODE = SWITCHED to activate the internal Ethernet switch. The internal switch connects a single Ethernet stack inside the relay to two external Ethernet ports. The combination of relay and internal switch operate the same as if a single Ethernet port on a relay were connected to an external unmanaged Ethernet switch. Use the internal switch to add devices to a network, as shown in *Figure 15.6*.




Figure 15.6 Using Internal Ethernet Switch to Add Networked Devices

Using this topology, the internal network switch of the relay supports connecting Ethernet devices in series. Each relay in the chain acts as a network hub. Network traffic originating from a relay is forwarded to the adjacent relay, and so on, until the traffic reaches its destination. In this SWITCHED mode, each relay is forced to process and filter traffic not intended for it, which results in a reduced overall network performance. This configuration is only recommended for temporary use.

When using this switched mode, take care not to connect the last device back to the Managed Ethernet Switch, thereby creating a loop or ring.

In switched mode, the internal Ethernet switch of the relay is an unmanaged Ethernet switch and does not provide RSTP functionality. You will experience very large RSTP healing times in such a network.

Network Connection by Using Fixed Connection Mode

Force the relay to use a single Ethernet port even when it is equipped with two or more Ethernet ports by making setting NETMODE := FIXED. When NETMODE := FIXED, only the interface selected by NETPORT is active. The other interfaces are disabled.

Network Connection by Using PRP Connection Mode

Parallel Redundancy Protocol (PRP) is part of an IEC standard for high availability automation networks (IEC 62439-3). The purpose of the protocol is to provide seamless recovery from any single Ethernet network failure.

The basic concept is that the Ethernet network and all traffic are fully duplicated with the two copies operating in parallel.

Make the following settings in Port 5 to configure the relay for PRP mode.

- NETMODE := PRP
- PRPTOUT := desired time-out for PRP frame entry
- PRPADDR := PRP destination MAC address LSB 01-15-4E-00-01-XX
- PRPINTV := desired supervision frame transmit interval

When NETMODE is not set to PRP, the PRP settings are hidden.

When PRP is enabled, SEL recommends reducing the maximum number of incoming GOOSE subscriptions to 64. Incoming GOOSE buffers are sized to accommodate a maximum of 128 GOOSE messages. The number of messages doubles when PRP is enabled.

Ethernet Protocols

NOTE: The relay prioritizes processing IEC 61850 GOOSE data over the data access protocols listed above. With GOOSE enabled, high GOOSE traffic to and from the relay sustained over long periods may cause slowed responsiveness to data transfer requests via TCP/IP protocols.

Access data by using either the standard TCP/IP Telnet and FTP interfaces or, optionally, through the (Web) HTTP Server, DNP3 LAN/WAN or IEC 61850 interface. You cannot access all data through all interfaces. See the appropriate interface section below for details on data access.

FTP

FTP is a standard application-level protocol for exchanging files between computers over a TCP/IP network. The relay Ethernet card operates as an FTP server, presenting files to FTP clients. The relay Ethernet card supports one FTP connection at a time. Subsequent requests to establish FTP sessions will be denied. If your FTP client does not work properly, be sure to set your client to use a single session.

Table 15.7 lists the settings that affect FTP server operation.

NOTE: SEL advises against enabling anonymous FTP logins (FTPANMS = Y) except under test conditions. The Ethernet card does not require a password for the special FTP username "anonymous". If you enable anonymous FTP logins, you are allowing unrestricted access to the relay and host files.

Table 15.7 FTP Settings

Label	Description	Range	Default
FTPSERV[a]	FTP session enable	Y, N	N
FTPCBAN	FTP connect banner	254 characters	FTP SERVER:
FTPIDLE[a]	FTP connection time-out	5–255 minutes	5
FTPANMS[a]	Anonymous login enable	Y, N	N
FTPAUSR	User level from which anonymous FTP client inherits access rights	0, 1, B, P, A, O, 2	0

[a] If you change these settings and accept the new settings, the Ethernet card closes all active network connections and briefly pauses network operation.

File Structure

The basic file structure is organized as a directory and subdirectory tree similar to that used by Unix, DOS, Windows, and other common operating systems. See *Virtual File Interface on page 15.18* for information on the basic file structure.

Access Control

The standard FTP logins consist of the three-character access level command (e.g., ACC, BAC) with their respective passwords. For example, with default passwords, if you use the username of 2AC and password of TAIL, you will connect with Access Level 2 privileges.

The relay validates FTP clients and controls access by limiting failed password attempts. If a user attempts to log into the relay with three consecutive invalid login attempts within a 1-minute period, the relay disables login requests for 30 seconds and pulses the SALARM and BADPASS Relay Word bits.

FTP settings control anonymous file access features. The special FTP username "anonymous" does not require a password. It has the access rights of the access level selected by the FTPAUSR setting. For example, if FTPAUSR is set to 1 (for Access Level 1), the FTP anonymous user has Access Level 1 rights.

SEL advises against enabling anonymous FTP logins (FTPANMS = Y) except under test conditions. The Ethernet card does not require a password for the special FTP username "anonymous". If you enable anonymous FTP logins, you are allowing unrestricted access to the relay and host files.

Telnet

Telnet is part of the TCP/IP protocol suite. A Telnet connection provides access to the relay user interface. When you connect with Telnet and log in to the relay, you can use all of the ASCII and Compressed ASCII commands described in *Section 14: ASCII Command Reference* to configure and interact with the relay. You can also use the SEL binary Fast Meter and Fast Operate commands described in *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.

Use a Telnet client or QuickSet on the host PC to communicate with the relay. To terminate a Telnet session, use the **EXI** command from any access level.

Telnet settings available when ETELNET := Y are listed in *Table 15.8*.

Table 15.8 Telnet Settings

Label	Description	Range	Default
TCBAN	Telnet connect banner	254 characters	TERMINAL SERVER:
TPORT	Telnet TCP/IP port	23, 1025–65534	23
TIDLE	Telnet Port connection time-out	1–30 minutes	15

SNTP

When SNTP is enabled (Port 5 setting ESNTP is not OFF), the relay internal clock conditionally synchronizes to the time of day served by a Network Time Protocol (NTP) server. The relay uses a simplified version of NTP called the SNTP. SNTP is not as accurate as IRIG-B or PTP. The relay can use SNTP as a less accurate primary time source, or as a backup to the higher accuracy IRIG-B or PTP time sources.

If an IRIG-B time source is connected and either Relay Word bits TSOK or TIRIG assert, then the relay synchronizes the internal time-of-day clock to the incoming IRIG-B time-code signal, even if SNTP is configured in the relay and an NTP server is available. If the IRIG-B source is disconnected (TIRIG deasserts) then the relay synchronizes the internal time-of-day clock to the NTP server if available. In this way an NTP server acts as either the primary time source, or as a backup time source to the more accurate IRIG-B time source. The above is also true if the relay is connected to an accurate PTP time source, but TPTP (not TIRIG) will deassert when the PTP time source is disconnected.

Three SEL application notes available from the SEL website describe how to create an NTP server.

- AN2009-10: Using an SEL-2401, SEL-2404, or SEL-2407 to Serve NTP Via the SEL-3530 RTAC
- AN2009-38: Using SEL Satellite-Synchronized Clocks With the SEL-3332 or SEL-3354 to Output NTP
- AN2010-03: Using an SEL-2401, SEL-2404, or SEL-2407 to Create a Stratum 1 Linux NTP Server

Configuring SNTP Client in the Relay

To enable SNTP in the relay make Port 5 setting ESNTP = UNICAST, MANYCAST, or BROADCAST. *Table 15.9* shows each setting associated with SNTP.

Table 15.9 Settings Associated With SNTP (Sheet 1 of 2)

Setting	Prompt	Range	Default	Description
ESNTP	SNTP Enable (OFF, UNICAST, MANYCAST, BROADCAST)	UNICAST, MANYCAST, BROADCAST	OFF	Selects the mode of operation of SNTP. See descriptions in *SNTP Operation Modes on page 15.15*.
SNTPRAT[a]	SNTP Request Update Rate (15–3600 s)	15–3600 s	60	Determines the rate at which the relay asks for updated time from the NTP server when ESNTP = UNICAST or MANYCAST. Determines the time the relay will wait for an NTP broadcast when ENSTP = BROADCAST.
SNTPTO	SNTP Timeout (5–20 s)	5–20 s	5	Determines the time the relay will wait for the NTP master to respond when ENSTP = UNICAST or MANYCAST.

Table 15.9 Settings Associated With SNTP (Sheet 2 of 2)

Setting	Prompt	Range	Default	Description
SNTPPIP	SNTP Primary Server IP Address (w.x.y.z)[b]	Valid IP Address	192.168.1.110	Selects primary NTP server when ENSTP = UNICAST, or broadcast address when ESNTP = MANYCAST or BROADCAST.
SNTPBIP	SNTP Backup Server IP Address (w.x.y.z)[c]	Valid IP Address	192.168.1.111	Selects backup NTP server when ESNTP = UNICAST.
SNTPPOR[d]	SNTP IP Local Port Number (1–65534)	1–65534	123	Ethernet port used by SNTP. Leave at default value unless otherwise required.

[a] This setting is hidden if ESNTP = OFF and hidden and forced to 5 if ESNTP = BROADCAST.

[b] Where w: 0–126, 128–239, x: 0–255, y: 0–255, z: 0–255.

[c] Where w: 0–126, 128–223, x: 0–255, y: 0–255, z: 0–255.

[d] This setting is hidden if ESNTP ≠ UNICAST.

SNTP Operation Modes

The following sections explain the setting associated with each SNTP operation mode (UNICAST, MANYCAST, and BROADCAST).

ESNTP = UNICAST

In unicast mode of operation the SNTP client in the relay requests time updates from the primary (IP address setting SNTPPIP) or backup (IP address setting SNTPBIP) NTP server at a rate defined by setting SNTPRAT. If the NTP server does not respond with the period defined by the sum of setting SNTPTO and SNTPRAT then the relay tries the other SNTP server. When the relay successfully synchronizes to the primary NTP time server, Relay Word bit TSNTPP asserts. When the relay successfully synchronizes to the backup NTP time server, Relay Word bit TSNTPB asserts.

ESNTP = MANYCAST

In manycast mode of operation the relay initially sends an NTP request to the broadcast address contained in setting SNTPPIP. The relay continues to broadcast requests at a rate defined by setting SNTPRAT. When a server replies, the relay considers that server to be the primary NTP server, and switches to UNICAST mode, asserts Relay Word bit TSNTPP, and thereafter requests updates from the primary server. If the NTP server stops responding for time SNTPTO, the relay deasserts TSNTPP and begins to request time from the broadcast address again until a server responds.

ESNTP = BROADCAST

Setting SNTPPIP = 0.0.0.0 while ESNTP = BROADCAST, the relay will listen for and synchronize to any broadcasting NTP server. If setting SNTPPIP is set to a specific IP address while setting ESNTP = BROADCAST, then the relay will listen for and synchronize to only NTP server broadcasts from that address. When synchronized the relay asserts Relay Word bit TSNTPP. Relay Word bit TNSTPP deasserts if the relay does not receive a valid broadcast within the SNTPT0 setting value after the period defined by setting SNTPRAT.

SNTP Accuracy Considerations

SNTP time synchronization accuracy is limited by the accuracy of the SNTP Server and by the networking environment. The highest degree of SNTP time synchronization can be achieved by minimizing the number of switches and routers between the SNTP Server and the relay.

When installed on a network with low burden configured with one Ethernet switch between the relay and the SNTP Server, and when using ESNTP = UNICAST or MANYCAST, the relay time synchronization error to the SNTP server is typically less than ±1 millisecond.

Precision Time Protocol (PTP)

If the optional Ethernet card is installed and it includes ports A and B, then the relay supports Precision Time Protocol version 2 (PTPv2) as a slave-only clock as defined by IEEE-1588-2008 on ports A and B. PTP provides high accuracy timing over an Ethernet network, eliminating the need for a separate IRIG-B cable and connection. To achieve the best accuracy (<1 µs), it is necessary to have one or more PTP master clocks and that all intervening equipment (e.g., Ethernet switches) need to be 1588-aware (i.e., all intervening network devices need to be transparent or boundary clocks).

NOTE: The SEL-2488 with the PTP option is a PTP grandmaster clock capable GPS receiver.

In PTP, a clock that provides time to other devices, typically based on GPS input, is a master clock. The intervening switches are transparent clocks. It is also possible to connect networks together and pass time from one network to another by using boundary clocks. Transparent and boundary clocks are important because they provide time correction in the PTP messages that pass through them, whereas devices that are not 1588 aware would not provide this correction. Because it is possible for a network to have multiple master clocks, PTP clocks implement algorithms to select the best available clock. The one selected for use by an end device is the grandmaster clock. A complete description of possible PTP networking configurations is beyond the scope of this manual. You can learn more about configuring a PTP network in these application guides:

"Using the SEL-2488 to Provide IEEE 1588 Version 2 Grandmaster Functionality in a Redundant Network Topology" (AN2015-07)

"Using the SEL-2488 to Provide IEEE 1588 Version 2 Grandmaster Functionality to Isolated Ethernet Networks" (AN2015-06)

NOTE: See *Appendix A: Firmware, ICD File, and Manual Versions* in the product-specific instruction manual for firmware that supports PTP over PRP.

To configure PTP, update the Port 5 PTP settings as described in *Table 12.25*. By default, PTP is disabled in the relay. Set EPTP to Y to enable PTP and make the other PTP settings available.

Within PTP, there are multiple clock profiles available. A profile defines the set of PTP features available in a specific application domain. SEL-400 series relays support two profiles: Default and Power System profile (C37.238-2011).

The Default profile has many optional features. It was intended to address common applications, so has been implemented by most PTP-capable devices. The Default profile supports both UDP or layer 2 (802.3) Ethernet transport, and can use either end-to-end (E2E) or peer-to-peer (P2P) Delay Mechanism. Grandmaster clocks can send Announce, Sync, and Delay request messages over a wide range of intervals. A Default profile network can consist of boundary clocks or transparent clocks anywhere between the grandmaster and the end devices. The only performance requirement for the Default profile is that a master clock must maintain frequency accurate to within 0.01%. A well designed Default profile network with an accurate grandmaster can come close to the 1 µs accuracy available to Power profile networks.

The Power profile was created to minimize the number of optional features to facilitate interoperability and predictable performance to provide the required time accuracy for Synchrophasors and for SCADA. The Power profile is only supported on layer 2 networks and exclusively uses the peer-to-peer Delay Mechanism. All messages must be sent at 1-second intervals, must have 802.1Q VLAN tags, and announce messages must include grandmaster ID and (maximum) inaccuracy fields. Transparent clocks are mandatory in a power profile network; boundary clocks are not allowed. For a network with less than 16 hops between Grandmaster and IED, the Power profile can deliver time with better accuracy than 1 μs. Select the profile by using the PTPPRO setting.

PTP defines a logical grouping of clocks in a network as a clock domain. This allows a logical separation between clocks that participate in different application domains to coexist on the same network. Domains are identified by domain numbers. The domain number for the relay is selected by the DOMNUM setting. Set DOMNUM to match the domain number configured in the master clocks the relay should synchronize with.

The relay supports transport of PTP messages over UDP or layer 2 (Ethernet). Use the PTPTR setting to select the PTP transport mechanism. This needs to match the transport mechanism used in the master clocks. Layer 2 Ethernet transport is available with both the Default and Power System profiles. If operating in a UDP network, PTP will operate on port 320. Except for peer delay messages, the relay sets the time allowed to live (TTL) value in the UDP/IP header of PTP messages to 64. This allows the possibility of synchronizing relay time through routers across a WAN to a PTP master. High-accuracy synchronization may not be achievable across the WAN, so it is left to the user to determine if the accuracy meets the needs of their application.

When using the Power System profile, use the VLAN number and priority settings PVLAN and PVLANPR to set the VLAN ID and priority, respectively, of the Ethernet frames. Be sure to set PVLAN unique from other VLANs used within the relay.

PTP defines two methods for calculating and correcting for the communications path delay between the relay and the master clock: end-to-end (Delay Request-Response) and peer-to-peer (Peer Delay Request-Response). The end-to-end mechanism calculates the total path delay between the relay and the master clock. The peer-to-peer mechanism calculates the total path delay in a piecemeal fashion between each device in the path. Peer-to-peer is the more accurate method and is recommended for use in SEL relays. The relay periodically initiates path delay calculations. Use the PTHDLY and PDINT settings to configure the path delay method and the path delay request rate. If PTHDLY is set to OFF, then the relay will not calculate and correct for path delay. Only the peer-to-peer mechanism is available for Power System profile.

By default, the relay will synchronize to any clock on the network that it evaluates to be the best clock based on the Best Master Clock Algorithm (BMCA). Use the Acceptable Master Table settings to specify a list of master (grandmaster or boundary) clocks to which the relay may synchronize. The relay will not synchronize to any master clock that is not in the list. It is recommended to use this feature for additional security. The AMNUM setting selects the number of master clocks you will list in this table. The default value is OFF, which means the relay will synchronize to any master clock on the network. If AMNUM is set to a value other than OFF, that number of allowable masters must be identified in accordance with the PTP transport chosen, i.e., MAC address for 802.3 or IP address for UDP transport.

If the PTP transport (PTPTR) is set to UDP, use the AMIP*n* settings to specify the IP addresses of the clocks the relay is permitted to synchronize to. If PTP transport is set to layer 2, use the AMMAC*n* settings to specify the MAC addresses of the clocks the relay is permitted to synchronize to.

NOTE: The Acceptable Master Table feature may not work for transport over Layer 2 if the intervening Ethernet switch(es) modify the source MAC address of Announce messages passing through them. With transport over Layer 2, the relay uses the source MAC address to identify if an Announce message is coming from a master clock in the table.

If the ALTPRI*n* (alternate priority1 for master n) setting is set to a positive value, the priority1 value in received Announce messages from the corresponding master clock will be replaced by the ALTPRI*n* value before applying the BMCA. The ALTPRI*n* values reprioritize the master clocks locally. A discussion of reasons to apply alternate priorities is beyond the scope of this manual. If you are not familiar with the Best Master Clock Algorithm, leave the setting set to 0.

HTTP (Hypertext Transfer Protocol) Server

The relay provides an HTTP (Web) server to provide read-only access to selected settings, metering, and reports. The HTTP server is disabled by default. To enable the HTTP server, make the following settings by using the **SET P 5** command.

Table 15.10 Web Server Settings

Label	Description	Range	Default
EHTTP	Enable or disable Web Server	Y, N	N
HTTPPOR	Web Server TCP/IP Port Number	1–65535	80
HIDLE	Web server inactivity time-out (minutes)	1–30	5

When enabled, the HTTP server opens TCP/IP Port 80 by default. Set HTTPPOR to configure any other port as needed.

The relay validates HTTP server access by limiting failed password attempts. If a user attempts to log into the relay with three consecutive invalid login attempts within a 1-minute period, the relay disables login requests for 30 seconds and pulses the SALARM and BADPASS Relay Word bits.

Virtual File Interface

You can retrieve and send data as files through the virtual file interface of the relay. Devices with embedded computers can also use the virtual file interface. When using serial ports or virtual terminal links, use the FILE DIR command. When you use an Ethernet card, the FTP protocol supported by Ethernet presents the file structure and sends and receives files.

The relay has a two-level file structure. There are a few files at the root level and three or more subdirectories or folders. Some SEL-400 series relays support directories in addition to those listed here. *Table 15.11* shows the directories and the contents of each directory.

Table 15.11 Virtual File Structure (Sheet 1 of 2)

Directory	Usage	Access Level
Root	CFG.TXT file, CFG.XML[a] file, SWCFG.ZIP file and the following directories	1
SETTINGS	Relay Settings	1
REPORTS	SER, circuit breaker, protection and history reports	1

Table 15.11 Virtual File Structure (Sheet 2 of 2)

Directory	Usage	Access Level
EVENTS	EVE, CEV, COMTRADE, and history reports	1
SYNCHROPHASORS[b]	Synchrophasor recording files	1
UPGRADE[c]	Digitally signed firmware upgrades	2

[a] Present only if the optional Ethernet card is installed.

[b] Only present in SEL-400 series relays that support synchrophasors.

[c] Only present in SEL-400 series relays running SELBOOT R300 or newer and relay firmware that supports firmware upgrades over Ethernet. Directory is not available if Port 5 settings EETHFWU := N.

System Data Format

Settings files and the CFG.TXT file use the system data format (SDF) unless otherwise specified. The files may contain keywords to aid external support software (ESS) parsing. A keyword is defined as a string surrounded by the open and close bracket characters, followed by a carriage return and line feed. Only one keyword is allowed per line in the file. For example, the keyword INFO would look like this in the file: [INFO]<CR><LF>.

Records are defined as comma-delimited text followed by a carriage return and line feed. One line in a text file equals one record. Fields are defined as comma-delimited text strings.

Comma-Delimited Text Rules

Field strings are separated by commas or spaces and may be enclosed in optional double quotation marks. Double quotes within the field string are repeated to distinguish these double quotes from the quotes that surround the field string. Delimiters are spaces and commas that are not contained within double quotes. Two adjacent commas indicate an empty string, but spaces that appear next to another delimiter are ignored. Consider the following examples for converting a list of fields to comma-delimited text. Consider the following list of fields.

Stri,ng 1

Stri"ng 2

String 3

String4

The translation to comma-delimited text is as follows:

"Stri,ng 1","Stri""ng 2","String 3","String4"

Root Directory

The root directory contains three or more subdirectories and two or three files (CFG.TXT, CFG.XML, and SWCFG.ZIP). CFG.XML is only present if the optional Ethernet card is installed. SWCFG.ZIP is for internal use.

CFG.TXT File (Read-Only)

The CFG.TXT file contains general configuration information about the relay and each setting class. ESS retrieves the CFG.TXT file to interact automatically with the connected relay.

CFG.XML File (Read-Only)

Present only in units with the optional Ethernet card installed, the CFG.XML file is supplementary to the CFG.TXT file. The CFG.XML file describes the IED configuration, any options such as the Ethernet port, and includes firmware identification, settings class names, and configuration file information.

SWCFG.ZIP File (Read/Write)

The SWCFG.ZIP file is a compressed file used to store ESS settings. It is readable at Access Level 1 and above, and writable at Access Level 2 and above.

Settings Directory

You can access the relay settings through files in the SETTINGS directory. We recommend that you use support software to access the settings files, rather than directly accessing them via other means. External settings support software reads settings from all of these files to perform its functions. The relay only allows you to write to the individual SET_*cn* files, where c is the settings class code and *n* is the settings instance. Except for the SET_61850 CID file, changing settings with ESS involves the following steps:

Step 1. The PC software reads the CFG.TXT and SET_ALL.TXT files from the relay.

Step 2. You modify the settings at the PC. For each settings class that you modify, the software sends a SET_*cn*.TXT file to the relay.

Step 3. The PC software reads the ERR.TXT file. If it is not empty, the relay detects errors in the SET_*cn*.TXT file.

Step 4. For any detected errors, modify the settings and send the settings until the relay accepts your settings.

Step 5. Repeat *Step 2*–*Step 4* for each settings class that you want to modify.

Step 6. Test and commission the relay.

SET_ALL.TXT File (Read-Only)

The SET_ALL.TXT file contains the settings for all of the settings classes in the relay.

SET_cn.TXT Files (Read and Write)

There is a file for each instance of each setting class. *Table 15.12* summarizes the typical settings files. The exact list of settings files depends on the specific settings classes available in each relay model. The settings class is designated by *c*, and the settings instance number is *n*.

BAY_SCREEN.TXT

NOTE: Not all SEL-400 series relays support bay mimic screens.

The BAY_SCREEN.TXT file describes the content of the custom bay mimic screen that can be selected for display on the HMI. This file is generated by QuickSet and may be downloaded to the relay when Bay Control settings are changed.

ERR.TXT (Read-Only)

The ERR.TXT file contents are based on the most recent SET_cn.TXT or SET_61850.CID file written to the relay. If there were no errors, the file is empty. If errors occurred, the relay logs these errors in the ERR.TXT file.

SET_61850.CID

Present if ordered with the IEC 61850 protocol option, the SET_61850.CID file contains the IEC 61850 Configured IED Description (CID) in XML. This file is generated by Architect and downloaded to the relay. See *Section 17: IEC 61850 Communication* for more information on the SET_61850.CID file.

Table 15.12 Typical Settings Directory Files

Settings Class	Filename	Settings Description	Read Access Level	Write Access Level
A	SET_A*n*.TXT	Automation; *n* in range 1–10 For relay-0, *n* = 1	1, B, P, A, O, 2	A, 2
B	SET_B1.TXT	Bay Control	1, B, P, A, O, 2	P, A, O, 2
D	SET_D*n*.TXT	DNP3 remapping; *n* in range 1–5	1, B, P, A, O, 2	P, A, O, 2
F	SET_F1.TXT	Front panel	1, B, P, A, O, 2	P, A, O, 2
G	SET_G1.TXT	Global	1, B, P, A, O, 2	P, A, O, 2
L	SET_L*n*.TXT	Protection logic; *n* in range 1–6	1, B, P, A, O, 2	P, 2
M	SET_SM.TXT	Breaker monitor settings	1, B, P, A, O, 2	P, 2
N	SET_N1.TXT	Notes	1, B, P, A, O, 2	P, A, O, 2
O	SET_O1.TXT	Contact outputs	1, B, P, A, O, 2	O, 2
P	SET_P*n*.TXT	Port; *n* in range 1, 2, 3, 5, F	1, B, P, A, O, 2	P, A, O, 2
R	SET_R1.TXT	Report	1, B, P, A, O, 2	P, A, O, 2
S	SET_S*n*.TXT	Group *n*; *n* in range 1–6	1, B, P, A, O, 2	P, 2
T	SET_T1.TXT	Alias settings	1, B, P, A, O, 2	P, A, O, 2
All	SET_ALL.TXT	All instances of all setting classes	1, B, P, A, O, 2	N/A
All	ERR.TXT	Error log for most recently written settings file	1, B, P, A, O, 2	N/A
NA	SET_61850.CID	IEC 61850 configured IED description file	1, B, P, A, O, 2	2
NA	BAY_SCREEN.TXT	Custom bay mimic screen content	1, B, P, A, O, 2	P, A, O, 2

Reports Directory

Use the REPORTS directory to retrieve files that contain the reports shown in *Table 15.13*. Note that the relay provides a report file that contains the latest information each time you request the file.

NOTE: Not all SEL-400 series relays support breaker monitoring and corresponding breaker files.

Table 15.13 REPORTS Directory Files (Sheet 1 of 2)

File[a]	Usage: All Are Read-Only Files
SER.TXT[b]	SER report
CSER.TXT[b]	Compressed ASCII SER report
BRE_*n*.TXT	BRE *n* H report, *n* is the breaker reference
BRE_S*n*.TXT	BRE S*n* report, *n* is the breaker reference
CBRE.TXT	Compressed ASCII breaker monitor report
HISTORY.TXT	History file

Table 15.13 REPORTS Directory Files (Sheet 2 of 2)

File[a]	Usage: All Are Read-Only Files
CHISTORY.TXT	Compressed ASCII History file
PRO.TXT[b]	Profiling report
CPRO.TXT[b]	Compressed ASCII profiling report
TFE.TXT[b, c]	Through-fault event report
THE.TXT[b, c]	Thermal report
THE_D.TXT[b, c]	Daily thermal report
THE_H.TXT[b, c]	Hourly thermal report
VSS.TXT[b, c]	Voltage sag swell report

[a] Report files are read-only

[b] Report clears/resets when retrieved though use of a serial port.

[c] Not available on all SEL-400 series relays. See the product-specific instruction manual for availability.

Events Directory

NOTE: Most SEL-400 Series Relays provide large resolution event reports of 8 samples/cycle. The SEL-487B provides large resolution event reports of 12 samples/cycle. The SEL-400G provides all event reports in IEEE C37.111-2013 COMTRADE format. Filtered event reports use a 2.5 millisecond sample rate.

The relay provides history, event reports, and oscillography files in the EVENTS directory. Event reports are available in a variety of formats. Depending on the relay, these may include SEL ASCII 4- or 8-samples/cycle reports and Compressed ASCII 4- or 8-samples/cycle reports. The size of each event report file is determined by the LER setting in effect at the time the event is triggered. Higher resolution oscillography is available in binary COMTRADE (IEEE C37.111-1999 and C37.111-2013) format at the sample rate (SRATE) and length (LER) settings in effect at the time the event is triggered. The SEL-400G provides low-resolution, filtered oscillography by using a 2.5 ms sample rate and disturbance recordings with a 20 ms sample rate. These records use the IEEE C37.111-2013 format.

The 4- and 8-samples/cycle report files (files with names that begin with E or C) are text files with the same format as the **EVENT** and **CEVENT** command responses. Event file names start with the prefix E4_, E8_, E12, C4_, C8_, C12, or HR_, followed by a unique event serial number. For example, if one event is triggered, with serial number of "10001", the EVENTS directory contains the files shown in *Table 15.16*. Event oscillography in COMTRADE format consists of three files (.CFG, .DAT, and .HDR).

The file names for the C37.111-1999 COMTRADE event files have the following format:

pq_nnnnn.rrr

Table 15.14 C37.111-1999 COMTRADE Event File Names

Variable	Description
pq	One of the following: HR (indicating high-resolution event file) HF (indicating high-impedance fault event reports, if supported by the relay) TW (indicating traveling-wave event reports, if supported by the relay)
nnnnn	The unique serial number associated with the event file
rrr	CFG (indicating configuration file) or DAT (indicating data file) or HDR (indicating header file)

The file names for the C37.111-2013 COMTRADE event files have the following format:

yymmdd,hhMMssmmm,0T,aaaaa,bbbbb,ccccc,pq,nnnnn.rrr

Table 15.15 C37.111-2013 COMTRADE Event File Names

Variable	Description
yy	Last two digits of year
mm	The month (01 to 12)
dd	The day (01 to 31)
hh	The hour (00 to 23)
MM	The minute (00 to 59)
ss	The second (00 to 59)
mmm	The millisecond (000 to 999)
aaaaa	The last five characters of the SID setting (after removing spaces)
bbbbb	The last five characters of the RID setting (after removing spaces)
ccccc	The CONAM setting
pq	One of the following: HR (indicating high-resolution event file) LR (indicating low-resolution event file, if supported by the relay) DR (indicating disturbance recording event files, if supported by the relay) HF (indicating high-impedance fault event reports, if supported by the relay) TW (indicating traveling-wave event reports, if supported by the relay)
nnnnn	The unique serial number associated with the event file
rrr	CFG (indicating configuration file) or DAT (indicating data file) or HDR (indicating header file)

the *yymmdd* and *hhMMss* values are based on the SOC (second of century) of the first triggered data point as specified in the COMTRADE C37.111 standard.

Spaces and characters **? " / \ < > * | : ; [ ] $ % { }** are not supported in the RID or SID used in the C37.111-2013 filenames, and the relay will automatically remove them.

Table 15.16 EVENTS Directory Files (for Event 10001) (Sheet 1 of 2)

File	Usage
HISTORY.TXT	History file; read-only
CHISTORY.TXT	Compressed ASCII history file; read-only
C4_10001.TXT	4-samples/cycle Compressed ASCII event report; read-only
C8_10001.TXT[a]	8-samples/cycle Compressed ASCII event report; read-only
E4_10001.TXT	4-samples/cycle event report; read-only
E8_10001.TXT[b]	8-samples/cycle event report; read-only
HR_10001.CFG	Sample/second C37.111-1999 COMTRADE configuration file; read-only
HR_10001.DAT	Sample/second C37.111-1999 COMTRADE binary data file; read-only
HR_10001.HDR	Sample/second C37.111-1999 COMTRADE header file; read-only

Table 15.16 EVENTS Directory Files (for Event 10001) (Sheet 2 of 2)

File	Usage
yymmdd,hhMMss-mmm,0T,aaaaa,bbbbb,ccccc,pq,nnnnn.CFG[c]	Sample/Second C37.111-2013 COMTRADE configuration file, read-only
yymmdd,hhMMss-mmm,0T,aaaaa,bbbbb,ccccc,pq,nnnnn.DAT	Sample/Second C37.111-2013 data file, read-only
yymmdd,hhMMss-mmm,0T,aaaaa,bbbbb,ccccc,pq,nnnnn.HDR	Sample/Second C37.111-2013 COMTRADE header file, read-only

[a] In the SEL-487B, this is replaced with C1210001.TXT, which provides a 12-samples/cycle Compressed ASCII event report.

[b] In the SEL-487B, this is replaced with E1210001.TXT, which provides a 12-samples/cycle event report.

[c] See the filename descriptions in *Figure 15.15* for an explanation of the variable names used in the C37.111-2013 COMTRADE format.

Synchrophasors Directory

Table 15.17 shows an example SYNCHROPHASORS directory. Synchrophasor data recording is enabled when synchrophasors are enabled and EPMDR := Y. The filename includes a time stamp based on the first data frame in the file. The data in the file conforms to the IEEE C37.118 data format.

Table 15.17 SYNCHROPHASORS Directory File Sample

File	Description
080528,160910,0,ONA,1,ABC.PMU	080528 = date 160910 = time 0 = GMT (no time offset) ONA = Last three letter (spaces removed) of the PMSTN setting 1 = PMID setting ABC = CONAM setting (company name) PMU = file name extension indicating synchrophasor recording file

Upgrade Directory

Table 15.18 shows the file contents of the UPGRADE directory. The UPGRADE directory is only available via FTP at Access Level 2 and above on relays that support Ethernet firmware upgrades. The directory is not available if the Port 5 setting EETHFWU := N. The RELAY.ZDS and SELBOOT.ZDS are write-only files, whereas the ERR.TXT is a read-only file.

NOTE: The UPGRADE directory is not available via FTP if FTPANM := Y.

Table 15.18 UPGRADE Directory File Sample

File	Description
ERR.TXT	Digitally signed firmware upgrade error file, read-only
RELAY.ZDS	Digitally signed firmware upgrade file, write-only
SELBOOT.ZDS	SELBOOT firmware digitally signed upgrade file, write-only

Batch File Access

You can access files as a batch by using the supported wildcard characters ***** or **?**. Use ***** to match any sequence of characters and **?** to match any single character.

FTP and MMS Wildcard Usage

Table 15.19 shows examples using supported wildcards. Note that these wildcards may be appended to a directory path (e.g., /specified_directory/*.txt).

Table 15.19 FTP and MMS Wildcard Usage Examples

Usage	Description	Example	Note
**xyz*	Lists all files and/or subdirectories, within a specified directory, whose names (including extension) end with *xyz*.	/*.TXT	List all files with the .TXT extension
*abc**	Lists all files and/or subdirectories, within a specified directory, whose names begin with *abc*.	/SETTINGS/SET*	List all settings files that start with SET
mno	Lists all files and/or subdirectories, within a specified directory, whose names contain *mno*.	/EVENTS/*_100*	List all events that contain _100 in the ID number
abc?.xyz[a]	Lists all files, within a specified directory, whose names begin with *abc* and whose names (including extension) end with *xyz* and have any one single character following the letter *c*.	/EVENTS/C?_10007.CEV	Retrieves both the filtered and raw compressed event reports pertaining to the unique event number 10007

[a] Only available for FTP.

Ymodem Wildcard Usage

NOTE: Ymodem protocol only supports wildcard file retrieval operations for event files.

NOTE: Wildcards cannot be used in the last five digits of the file name when retrieving event reports.

Event, report, synchrophasor, and settings files can be accessed as a batch by using wildcards.

Table 15.20 Ymodem Wildcard Usage Examples

Usage	Description	Example	Note
**xyz*	Selects all files whose names (including extension) end with *xyz*.	FILE DIR EVENTS *.CFG	Lists all COMTRADE.CFG files
*abc**	Selects all files whose names begin with *abc*.	FILE READ EVENTS HR_10007*	Retrieves all of the three files for the COMTRADE event 10007 (HR_10007.CFG, HR_10007.DAT, and HR_10007.HDR)
mno	Selects all files whose names contain *mno*.	FILE READ EVENTS *10007*	Retrieves all event files pertaining to the unique event number 10007 (including both the filtered and raw compressed event reports and all three comtrade files)
abc?.xyz	Selects all files whose names begin with *abc* and whose names (including extension) end with *xyz* and have any one single character following the letter c.	FILE DIR SETTINGS SET_D?.TXT	Lists all of the DNP settings files (SET_D1.TXT–SET_D5.TXT)

Software Protocol Selections

The relay supports the protocols and command sets shown in *Table 15.21*.

Table 15.21 Supported Serial Command Sets

PROTO Setting Value	Command Set	Description
SEL	SEL ASCII	Commands and responses
SEL	SEL Compressed ASCII	Commands and comma-delimited responses
SEL	SEL Fast Meter	Binary meter and digital element commands and responses
SEL	SEL Fast Operate	Binary operation commands
SEL	SEL Fast Message	Fast Message database access, binary SER commands and responses
MBA, MBB, MBGA, or MBGB	SEL MIRRORED BITS communications	Binary high-speed control commands
PMU	Phasor Measurement Unit	Binary Synchrophasor Protocol, as selected by Port Setting PMUMODE and Global Setting MFRMT (see *Section 18: Synchrophasors*).
PMU	SEL Fast Operate	Binary operation commands
RTD	SEL Fast Message protocol for resistance temperature detector (RTD) data	As many as 12 analog temperature readings from the SEL-2600A.
DNP	DNP3 Level 2 Outstation	Binary commands and responses (see *Section 16: DNP3 Communication*).

NOTE: Not all SEL-400 series relays support MBGA and MBGB

NOTE: Not all SEL-400 series relays support synchrophasors (the PMU protocol choice).

NOTE: Not all SEL-400 series relays support RTD communications with the SEL-2600A.

Virtual Serial Ports

Actual serial ports are described in *Serial Port Hardware Protocol on page 15.5*. In addition to actual serial ports, the relay supports several virtual serial ports. A virtual serial port does the following:

- Transmits and receives characters through a different mechanism than the physical serial port
- "Encapsulates" characters in virtual terminal messages of a different protocol
- Simulates an actual serial port with setting PROTO := SEL
- May have restrictions imposed by the protocol that encapsulates the virtual serial data

You can set the relay to use virtual serial ports encapsulated in SEL MIRRORED BITS communications links, DNP3 links, and through Telnet over Ethernet.

SEL Protocol

This section describes the command sets that are active when the port setting PROTO := SEL. You can also access these protocols through virtual serial ports that simulate ports with PROTO := SEL.

SEL ASCII Commands

SEL originally designed the SEL ASCII commands for communication between the relay and a human operator via a keyboard and monitor or a printing terminal. A computer with a serial port can also use the SEL ASCII protocol to communicate with the relay, collect data, and issue commands.

The ASCII character set specifies numeric codes that represent printing characters and control characters. The complete ASCII command set is shown in *Section 14: ASCII Command Reference*. *Table 15.22* shows the subset of the ASCII control characters used in this section.

Table 15.22 Selected ASCII Control Characters

Decimal Code	Name	Usage	Keystroke(s)
13	CR	Carriage return	**<Enter>** or **<RETURN>** or **<Ctrl+M>**
10	LF	Line feed	**<Ctrl+J>**
02	STX	Start of transmission	**<Ctrl+B>**
03	ETX	End of transmission	**<Ctrl+C>**
24	CAN	Cancel	**<Ctrl+X>**
17	XON	Flow control on	**<Ctrl+Q>**
19	XOFF	Flow control off	**<Ctrl+S>**

The **<Enter>** key on standard keyboards sends the ASCII character CR for a carriage return. This manual instructs you to press the **<Enter>** key after commands to send the proper ASCII code to the relay. A correctly formatted command transmitted to the relay consists of the command, including optional parameters, followed by either a CR character (carriage return) or CR and LF characters (carriage return and line feed). The following line contains this information in the format this manual uses to describe user input:

<command> <Enter> or <command> <Enter> <CR>

You may truncate commands to the first three characters. For example, **EVENT 1 <Enter>** is equivalent to **EVE 1 <Enter>**. You may use upper- and lowercase characters without distinction, except in passwords.

In response to a command, the relay may respond with an additional dialog line or message. The relay transmits dialog lines in the following format:

```
<DIALOG LINE ><CR><LF>
```

The relay transmits messages in the following format:

```
<STX><MESSAGE LINE 1><CR><LF>
<MESSAGE LINE 2><CR><LF>
…
<LAST MESSAGE LINE><CR><LF>< ETX>
```

Each message begins with the start-of-transmission character, STX, and ends with the end-of-transmission character, ETX. Each line of the message ends with a carriage return, CR, and line feed, LF.

Send the CAN character to the relay to abort a transmission in progress. For example, if you request a long report and want to terminate transmission of this report, depress the **<Ctrl>** and **<X>** keys (**<Ctrl+X>**) to terminate the report.

SEL Compressed ASCII Commands

The relay supports a subset of SEL ASCII commands identified as Compressed ASCII commands. Each of these commands results in a comma-delimited message that includes a checksum field. Most spreadsheet and database programs can directly import comma-delimited files. Devices with embedded processors connected to the relay can execute software to parse and interpret comma-delimited messages without expending the customization and maintenance labor needed to interpret nondelimited messages. The relay calculates a checksum for each line by numerically summing all of the bytes that precede the checksum field in the message. The program that uses the data can detect transmission errors in the message by summing the characters of the received message and comparing this sum to the received checksum.

Most commands are available only in SEL ASCII format. Selected commands have versions in both standard SEL ASCII and Compressed ASCII formats. Compressed ASCII reports generally have fewer characters than conventional SEL ASCII reports, because the compressed reports reduce blanks, tabs, and other white space between data fields to a single comma.

Compressed ASCII Message Format

Each message begins with the start-of-transmission character, STX, and ends with the end-of-transmission character, ETX:

```
<STX><MESSAGE LINE 1><CR><LF>
<MESSAGE LINE 2><CR><LF>
...
<LAST MESSAGE LINE><CR><LF><ETX>
```

Each line in the message consists of one or more data fields, a checksum field, and a CRLF. Commas separate adjacent fields. Each field is either a number or a string. Number fields contain base-10 numbers that use the ASCII characters 0–9, plus (+), minus (-), and period (.). String fields begin and end with quote marks and contain standard ASCII characters. Hexadecimal numbers are contained in string fields.

The checksum consists of four ASCII characters that are the hexadecimal representation of the two-byte binary checksum. The checksum value is the sum of the first byte on a line (first byte following <STX>, <CR>, or <CR><LF>) through the comma preceding the checksum.

If you request data with a Compressed ASCII command and these data are not available, (in the case of an empty history buffer or invalid event request), the relay responds with the following Compressed ASCII format message:

```
<STX>"No Data Available","0668"<CR><ETX>
```

where:

`No Data Available` is a text string field.

`0668` is the checksum field, which is a hexadecimal number represented by a character string.

Table 15.23 lists the typical Compressed ASCII commands and contents of the command responses. The Compressed ASCII commands are described in *Section 14: ASCII Command Reference*.

Table 15.23 Typical Compressed ASCII Commands

Command	Response	Access Level
BNAME	ASCII names of Fast Meter status bits	0
CASCII	Configuration data of all Compressed ASCII commands available at access levels > 0	0
CBREAKER	Circuit breaker data	1
CEVENT	Event report	1
CHISTORY	List of events	1
CPR	Displays the first 20 rows of the profile report, with the oldest row at the bottom and the latest row at the top	
CSER	Sequential Events Recorder report	1
CSTATUS	Self-diagnostic status	1
CSUMMARY	Summary of an event report	1
DNAME	ASCII names of digital I/O reported in Fast Meter	0
ID	Relay identification	0
SNS	ASCII names for SER data reported in Fast Meter	0

CASCII Configuration Message for Compressed ASCII Commands

The CASCII message provides a block of data for each of the Compressed ASCII commands supported by an SEL device. The block of data for each command provides message description information to allow automatic data extraction. The relay arranges items in the Compressed ASCII configuration message in a predefined order. For the purpose of improving products and services, SEL sometimes changes the items and item order. The information presented below explains the message and serves as a guide to the items in Compressed ASCII configuration messages.

NOTE: Compressed ASCII is self-describing and may vary with the firmware version of your relay. Before you program a master device to send and parse Compressed ASCII commands and responses, you should perform a **CASCII** command on your relay or contact SEL for more detailed information.

A Compressed ASCII command can require multiple header and data configuration lines. The general format of a Compressed ASCII configuration message is the following:

```
<STX>"CAS",n,"yyyy"<CR><LF>
"COMMAND 1",ll,"yyyy"<CR><LF>
"#H","xxxxx","xxxxx",......,"xxxxx","yyyy"<CR><LF>

"#D","ddd","ddd","ddd","ddd",......,"ddd","yyyy"<CR><LF>
.
.
.

"COMMAND n",ll,"yyyy"<CR><LF>
"#H","xxxxx","xxxxx",......,"xxxxx","yyyy"<CR><LF>
"#D","ddd","ddd","ddd","ddd",......,"ddd","yyyy"<CR><LF><ETX>
```

Definitions for the items and fields in a Compressed ASCII configuration message are the following:

- `n` is the number of Compressed ASCII command descriptions to follow.
- `COMMAND` is the ASCII name for the Compressed ASCII command that the requesting device (terminal or external software) sends. The naming convention for the Compressed ASCII commands is a C character preceding the typical command. For example, **CSTATUS**, abbreviated to **CST**, is the Compressed ASCII **STATUS** command.

- #H identifies a header line to precede one or more data lines; the # character represents the number of subsequent ASCII names. For example, 21H identifies a header line with 21 ASCII labels.
- xxxxx is an ASCII name for corresponding data on following data lines. Maximum ASCII name width is ten characters.
- #D identifies a data format line; the # character represents the maximum number of data lines in command response.
- ddd identifies a format field containing one of the following type designators:
  - I—Integer data
  - F—Floating-point data
  - *z*S—String of maximum *z* characters (for example, enter 10S for a 10-character string)
- *yyyy* is the 4-byte hex ASCII representation of the checksum. Every checksum is followed by a new line indication (<CR><LF>).

Software Flow Control

Software handshaking is a form of flow control that two serial devices use to prevent input buffer overflow and loss of characters. The relay uses XON and XOFF control characters to implement software flow control for ASCII commands.

The relay transmits the XOFF character when the input buffer is more than 75 percent full. The connected device should monitor the data it receives for the XOFF character to prevent relay input buffer overflow. The external device should suspend transmission at the end of a message in progress when it receives the XOFF character. When the relay has processed the input buffer so that the buffer is less than 25 percent full, the relay transmits an XON character. The external device should resume normal transmission after receiving the XON character.

The relay also uses XON/XOFF flow control to delay data transmission to avoid overflow of the input buffer in a connected device. When the relay receives an XOFF character during transmission, it pauses transmission at the end of the message in progress. If there is no message in progress when the relay receives the XOFF character, it blocks transmission of any subsequent message. Normal transmission resumes after the relay receives an XON character.

Automatic Messages

If you enable automatic messages, **AUTO = Y**, the relay issues a message any time the relay turns on, asserts a self-test, changes to another settings group, or triggers an event. For virtual ports, the relay issues automatic messages only if the connection is active. Automatic messages contain the following information:

- Power-up: When you turn on the relay, the message provides the terminal ID and the present date and time.
- Self-test failure: When the relay detects an internal failure, the automatic message is the same as the relay response to the **STATUS** command.
- Group switch: Whenever a settings group change occurs, the message contains the relay ID, terminal ID, present date and time, and the selected settings group.
- Events: When the relay triggers an event, the automatic message is the same as the relay response to the **SUMMARY** command.

Time-Out

Use the TIMEOUT setting to set the idle time for each port. Idle time is the period when no ASCII characters are transmitted and received (interleaved Fast Messages do not affect the idle time). When the idle time exceeds the TIMEOUT setting, the following takes place:

- The access level changes to Access Level 0.
- The front-panel targets reset to TAR 0 if the port had previously remapped the targets.
- Virtual connections are disconnected.
- The software flow control state changes to XON.

When set to OFF, the port never times out.

Interleaved ASCII and Binary Messages

SEL relays have two separate data streams that share the same physical serial port. Human data communications with the relay consist of ASCII character commands and reports that you view using a terminal or terminal emulation package. The binary data streams can interrupt the ASCII data stream to obtain information; the ASCII data stream continues after the interruption. This mechanism uses a single communications channel for ASCII communication (transmission of an event report, for example) interleaved with short bursts of binary data to support fast acquisition of metering data. The device connected to the other end of the link requires software that uses the separate data streams to exploit this feature. However, you do not need a device to interleave data streams to use the binary or ASCII commands. Note that XON, XOFF, and CAN operations operate on only the ASCII data stream.

An example of using these interleaved data streams is when the relay communicates with an SEL communications processor. The communications processor performs autoconfiguration by using a single data stream and SEL Compressed ASCII and binary messages. In subsequent operations, the communications processor uses the binary data stream for Fast Meter, Fast Operate, and Fast SER messages to populate a local database and to perform SCADA operations. At the same time, you can use the ASCII data stream for commands and responses.

SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access

SEL Fast Meter is a binary message that you solicit with binary commands. Fast Operate is a binary message for control. The relay can also send unsolicited Fast SER messages and unsolicited synchrophasor messages automatically. If the relay is connected to an SEL communications processor, these messages provide the mechanism that the communications processor uses for SCADA or DCS functions that occur simultaneously with ASCII interaction.

This section summarizes the binary commands and messages and includes our recommendation for using Fast Commands and Compressed ASCII configuration information to communicate with the relay. You need this information to develop or specify the software an external device uses to communicate using Fast Messages with the relay. To support this type of development, you will also need to contact SEL for Fast Message protocol details.

Table 15.24 lists the two-byte Fast Commands and the actions the relay takes in response to each command.

NOTE: Not all SEL-400 series relays support demand metering and the corresponding fast commands.

Table 15.24 Fast Commands and Response Descriptions

Command (Hex)	Name	Response Description
A5B9h	Status acknowledge message	Clears Fast Meter status byte and sends current status.
A5C0h	Relay Fast Meter definition block	Defines available Fast Meter messages and general relay configuration information.
A5C1h	Fast Meter configuration block	Defines contents of Fast Meter data message.
A5C2h	Demand Fast Meter configuration block	Defines contents of demand Fast Meter data message.
A5C3h	Peak demand Fast Meter configuration block	Defines contents of peak demand Fast Meter data message.
A5CEh	Fast Operate configuration block	Defines available circuit breaker, remote bits, and associated commands.
A5D1h	Fast Meter data message	Defines present values of analog and digital data.
A5D2h	Demand Fast Meter data message	Defines values of most recently completed demand period.
A5D3h	Peak demand Fast Meter data message	Defines values for peak demands as of end of most recently completed demand periods.

Fast Operate commands use one of the two-byte command types shown in *Table 15.25*. Each Fast Operate command also includes additional bytes that specify a remote bit or circuit breaker bit.

Table 15.25 Fast Operate Command Types

Command (Hex)	Name	Description
A5E0h	Fast Operate command for remote bits	Sends command code that will change the state of a remote bit, if setting FASTOP :=Y for this port.
A5E3h	Fast Operate command for circuit breaker bits	Sends command code that will change the state of a circuit breaker control bit, if setting FASTOP :=Y for this port.

The Fast Operate messages transfer control commands through the binary data stream. You must enable Fast Operate messages for a port before the relay accepts these messages on that port. In the port settings, when the protocol is set to SEL, the FASTOP setting is visible. Set FASTOP :=Y to enable Fast Operate commands or to N to disable Fast Operate commands.

General Fast Messages have a two-byte identifier (A546h) and a function code. Fast SER messages are general Fast Messages that transport Sequential Event Recorder report information. The Fast SER messages include function codes to accomplish different tasks. *Table 15.26* lists the Fast SER function codes and the actions the relay takes in response to each command.

Table 15.26 Fast Message Command Function Codes Used With Fast Messages (A546 Message) and Relay Response Descriptions

Function Code (Hex)	Function	Relay Action
00h	Fast Message definition block request	Relay transmits Fast Message definition request acknowledge (Function Code 80).
01h	Enable unsolicited transfers	Relay transmits Fast SER command acknowledged message (Function Code 81) and sets relay element bit FSERx. Relay will transmit subsequent SER events (Unsolicited SER broadcast, Function Code 18).
02h	Disable unsolicited transfers	Relay sends Fast SER command acknowledged message (Function Code 82) and clears relay element bit FSERx. Relay will not transmit subsequent SER messages.
05h	Ping—determine channel is operable	Relay aborts unsolicited message in progress and transmits ping acknowledge message (Function Code 85).
98h	Fast SER Message acknowledge	Relay completes dialog processing for unsolicited message sequence.
30h	Device description request	Relay sends summary of data blocks available (Function Code B0h).
31h	Data format request	Relay sends description of requested data block, including data labels and types (Function Code B1h).
33h	Bit label request	Relay sends set of bit labels for specific data item (Function Code B3h).
10h	Data request	Relay responds with set of requested data (Function Code 90h).

The SEL Fast Message Synchrophasor Protocol is described in *Section 18: Synchrophasors*.

Recommended Use of Relay Self-Description Messages for Automatic Configuration

Compressed ASCII and Fast Message commands provide information to allow an external computer-based device to adapt to the special messages for each relay. The SEL communications processors use the self-description messages to configure a database and name the elements in the database.

Table 15.27 lists commands and command usage in the recommended order of execution for automatic configuration.

Table 15.27 Commands in Recommended Sequence for Automatic Configuration (Sheet 1 of 2)

Command ASCII or hexadecimal (h suffix)	Response	Usage
ID	Relay identification	ID and FID
A5C0h	Relay Fast Meter definition block	Defines available Fast Meter messages and general relay configuration information
A5C1h, A5C2h, A5C3h	Fast Meter configuration blocks	Defines contents of Fast Meter data messages

Table 15.27 Commands in Recommended Sequence for Automatic Configuration (Sheet 2 of 2)

Command ASCII or hexadecimal (h suffix)	Response	Usage
BNAME	Binary names	ASCII names of status bits
DNAME	Digital I/O name	ASCII names of digital I/O points
SNS	SER names	ASCII names for SER data points
CASCII	Compressed ASCII configuration block	Configuration data for Compressed ASCII commands with access levels > 0
A5CEh	Fast Operate configuration block	Defines available circuit breaker and remote bits, and associated commands, if setting FASTOP :=Y for this port

SEL MIRRORED BITS Communication

With SEL-patented MIRRORED BITS communications protocol, protective relays and other devices can directly exchange information quickly, securely, and with minimal cost. Use MIRRORED BITS communications for remote control, remote sensing, or communications-assisted protection schemes such as permissive overreaching transfer trip (POTT) and directional comparison blocking (DCB).

SEL products support several variations of MIRRORED BITS communications protocols. Through port settings, you can set the relay for compatible operation with SEL-300 series relays, the SEL-2505 or SEL-2506 Remote I/O Modules, and the SEL-2100 Protection Logic Processors. These devices use MIRRORED BITS communications to exchange the states of eight logic bits. You can also use settings to select extensions of the MIRRORED BITS communications protocols, available only in SEL-400 series relays, to exchange analog values, synchronize clocks, and engage in virtual terminal dialogs. *Table 15.28* summarizes MIRRORED BITS communications features.

Table 15.28 MIRRORED BITS Communications Features

Feature	Compatibility
Transmit and receive logic bits	SEL-300 series relays, SEL-2505, SEL-2506, SEL-2100, SEL-400 series relays
Transmit and receive analog values	SEL-400 series relays
Synchronize time	SEL-400 series relays
Send and receive virtual serial port characters	SEL-400 series relays
Support synchronous communications channel	SEL-400 series relays

Communications Channels and Logical Data Channels

The relay supports two MIRRORED BITS communications channels, designated A and B. Use the port setting PROTO to assign one of the MIRRORED BITS communications channels to a serial port: PROTO := MBA or MBGA for MIRRORED BITS communications Channel A or PROTO := MBB or MBGB for MIRRORED BITS communications Channel B.

Transmitted bits include TMB1A–TMB8A and TMB1B–TMB8B. The last letter (A or B) designates with which channel the bits are associated. These bits are controlled by SELOGIC control equations. Received bits include RMB1A–

RMB8A and RMB1B–RMB8B. You can use received bits as arguments in SELOGIC control equations. The channel status bits are ROKA, RBADA, CBADA, LBOKA, ROKB, RBADB, CBADB, LBOKB, DOKA, ANOKA, DOKB, and ANOKB. You can also use these bits as arguments in SELOGIC control equations. Use the **COM** command for additional channel status information.

Within each MIRRORED BITS communications message for a given channel (A or B), there are eight logical data channels (1–8). In operation compatible with other SEL products, you can use the eight logical data channels for TMB1–TMB8. If you use fewer than eight transmit bits, Data Channel 8 is reserved to support data framing and time synchronization features. You can assign the eight logical data channels as follows:

- Logic bits: Setting MBNUM controls the number of channels used for logic bits, TMB1–TMB8, inclusive.
  - If you set MBNUM to 8, then you cannot use channels for any of the following features.
  - If you set MBNUM to less than 8, you can use the remaining channels (as many as eight total) for the features listed below.
- Message and time synchronization: If MBNUM is less than 8, the relay dedicates a logical data channel to message framing and time synchronization. This feature is enabled by the MBTIME setting.
- Analog channels: Setting MBNUMAN controls the number of analog channels. It is not guaranteed that multiple analog quantities will come from the same relay sampling interval.
  - If MBNUM := 8, all channels are used for logic bits and MBNUMAN is forced to 0.
  - If MBNUM := 7, seven channels are used for logic bits and one channel is used for message and time synchronization.
  - If MBNUM is less than 7, you can use the remaining channels for analog channels by setting the desired number of channels in MBNUMAN (1 to 7 – MBNUM).

  Note: Analog quantities are converted to Integer values for transmission via MIRRORED BITS. Because of this, they will lose any fractional value they may have had. To maintain a fixed resolution, multiply the analog quantity by a set value before transmission, and divide by the same quantity upon reception. To maintain accuracy, add 0.5 to the analog quantity after any scaling.
- Virtual terminal sessions: Setting MBNUMVT controls the number of additional channels available for the virtual terminal session.
  - If MBNUMVT := OFF, the relay does not dedicate any additional channels to the virtual terminal session.
  - If there are spare channels (7 – MBNUM – MBNUMAN > 0), you can use MBNUMVT to dedicate these additional channels to the virtual terminal session.
  - With MBNUM = 7 or less and MBNUMVT = 0, virtual terminal is still possible because the relay uses the eighth element for time synchronization and virtual terminal.

  The virtual terminal session uses channels differently than other data exchange mechanisms. There can be only one active virtual terminal session across a MIRRORED BITS link. One channel, included in the synchronization data, is always dedicated to this virtual terminal session. If you assign additional channels to the virtual terminal

session (set MBNUMVT > 0), you will improve the performance of the virtual terminal session. The relay uses the additional channels to exchange data more quickly.

Operation

MBG Protocol

The MBG protocol selection allows the user to move the MIRRORED BITS Transmit equations to the Group settings for more flexibility in bus transfer schemes. Using MBG will allow the MIRRORED BITS settings to transfer with a Group Switch when it occurs.

NOTE: The MBG protocol option is only available in some SEL-400 series relays.

To enable the MBG protocol, set the Port setting PROTO := MBGA to enable Channel A MIRRORED BITS, or PROTO := MBGB for Channel B MIRRORED BITS. Next, the protocol will need to be enabled in the Group settings.

Under Group settings, enable the MBG protocol for Channel A by setting EMBA := Y. When this setting is enabled, the transmit equation settings TX_IDA, RX_IDA, and TMB*n*A will be available in the Group settings and will be hidden from the Port settings.

The MBG protocol can also be enabled for Channel B by setting EMBB := Y. When this setting is enabled, the transmit equation settings TX_IDB, RX_IDB, and TMB*n*B will be available in the Group settings and will be hidden from the Port settings.

MB8

While the relay does not have a setting for the MB8 protocol implemented in some SEL products, you can configure the relay to communicate with devices set to MB8A or MB8B (such as the SEL-351S or SEL-2505). Set the protocol setting PROTO to MBA or MBB. Set the STOPBIT setting to 2. Set all other settings to match those in the other device.

Message Transmission

The relay transmits a MIRRORED BITS communications message as fast as it can for the configured data rate. At 9600 bps, this is approximately one message every 1/4-cycle. At 19200 bps, it is approximately every 1/8-cycle. At 38400 bps, it is approximately two every 1/8-cycle. However, if pacing is enabled, it slows to one message every 3 ms at 19200 and 38400 bps (see *Table 15.31*). Each message contains the most recent values of the transmit bits. If you enabled any of the extended features through the settings, note that the relay transmits a portion of the extended data in each message.

If you have specified virtual terminal data channels for this port, the designated data channels are normally idle. If you use the **PORT** command to open a virtual terminal session for this port and type characters, the relay transmits these characters through the virtual terminal logical data channels.

Message Reception Overview

When the devices are synchronized and the MIRRORED BITS communications channel is in a normal state, the relay decodes and checks each received message. If the message is valid, the relay performs the following operations:

- Sends each received logic bit (RMB*n*) to the corresponding pickup and dropout security counters, that in turn set or clear the RMB*nc* relay element bits.
- Accumulates the analog data, and every 18th message, updates the received analog quantities.
- Accumulates the virtual terminal information, and every 18th message, makes the received character or characters available to the virtual terminal.

NOTE: *c* represents the MIRRORED BITS channel (A or B), *n* represents the MIRRORED BITS data channel data number (1–8).

Message Decoding and Integrity Checks

The relay provides indication of the status of each MIRRORED BITS communications channel, with element bits ROKA and ROKB. During normal operation, the relay sets the ROK*c* bit. The relay clears the bit upon detecting any of the following conditions:

- Parity, framing, or overrun errors
- Receive data redundancy error
- Receive message identification error
- No message received in the time three messages have been sent

The relay will assert ROK*c* only after successful synchronization as described below and two consecutive messages pass all of the data checks described above. After ROK*c* is reasserted, received data may be delayed while passing through the security counters described below.

While ROK*c* is not set, the relay does not transfer new RMB data to the pickup-dropout security counters described below. Instead, the relay sends one of the user-definable default values to the security counter inputs. For each RMB*n*, specify the default value with setting RMB*n*FL, as follows:

- 1
- 0
- P (to use last valid value)

Individual pickup and dropout security counters supervise the movement of each received data bit into the corresponding RMB*n* element. You can set each pickup/dropout security counter from 1 to 8. A setting of 1 causes a security counter to pass every occurrence, while a setting of 8 causes a counter to wait for eight consecutive occurrences in the received data before updating the data bits. The pickup and dropout security count settings are separate. Control the security count settings with the settings RMB*n*PU and RMB*n*DO.

A pickup/dropout security counter operates identically to a pickup/dropout timer, except that the counter uses units of counted received messages instead of time. An SEL relay communicating with another SEL relay typically sends and receives MIRRORED BITS communications messages eight times per power system cycle. Therefore, a security counter set to two counts will delay a bit by approximately 1/4 of a power system cycle. Reference *Table 15.31* for the message rates based on the settings. You must consider the impact of the security counter settings in the receiving device to determine the channel timing performance.

Channel Synchronization

When an SEL relay detects a communications error, it deasserts ROKA or ROKB. The relay transmits an attention message until it receives an attention message that includes a match to the TX_ID setting value. If the attention message is successful, the relay has properly synchronized and data transmission will resume. If the attention message is not successful, the relay will repeat the attention message until it is successful.

Loopback Testing

Use the **LOOP** command to verify the communications channel. In this mode, the relay expects the transmitted data to be looped back to the relay to test the data transmissions, including communications data. At the remote end, jumper the send and receive communications channels to complete the path for the test. While in loopback mode, ROK*c* is deasserted, and LBOK*c* asserts and deasserts based on the received data checks.

Channel Monitoring

Based on the results of data checks (described above), the relay collects information regarding the 255 most recent communications errors. Each record contains at least the following fields:

- Dropout Time/Date
- Pickup Time/Date
- Time elapsed during dropout
- Reason for dropout

Use the **COM** command to generate a long or summary report of the communications errors.

NOTE: Combine error conditions including RBADA, RBADB, CBADA, and CBADB with other alarm conditions by using SELOGIC control equations. You can use these alarm conditions to program the relay to take appropriate action when it detects a communications channel failure.

There is a single record for each outage, but an outage can evolve. For example, the initial cause could be a data disagreement, but framing errors can extend the outage. If the channel is presently down, the COMM record will only show the initial cause, but the COMM summary will display the present cause of failure.

When the duration of an outage on Channel A or B exceeds a user-definable threshold, the relay will assert a user-accessible flag, RBADA or RBADB. When channel unavailability exceeds a user-definable threshold for Channel A or B, the relay asserts a user-accessible flag, CBADA or CBADB.

MIRRORED BITS Communications Protocol for the Pulsar 9600-BPS Modem

NOTE: Use an SEL-C272 or SEL-C273 cable.

To use a Pulsar MBT modem, set setting MBT := Y. Setting MBT := Y hides setting SPEED and forces it to 9600, and hides setting RTSCTS and forces it to a value of N. The relay also injects a delay (idle time) of 3 ms between messages.

NOTE: You must consider the idle time in the calculations of data transfer latency through a Pulsar MBT modem system.

The relay sets RTS to a negative voltage at the EIA-232 connector to signify that MIRRORED BITS communications matches this specification. Other relays may set RTS to a positive voltage at the EIA-232 connector to signify usage of the R6 version or the R version of MIRRORED BITS communications.

Settings

The port settings associated with MIRRORED BITS communications are shown in *Table 15.29* and *Table 15.30*.

Set PROTO := MBA or MBGA to enable the MIRRORED BITS communications protocol Channel A on this port. Set PROTO := MBB or MBGB to enable the MIRRORED BITS communications protocol Channel B on this port.

Table 15.29 General Port Settings Used With MIRRORED BITS Communications

Name	Description	Range	Default
PROTO	Protocol	None, SEL, DNP, MBA, MBB, MBGA, MBGB, RTD, PMU	SEL
MBT	Enable Pulsar 9600 modem	Y, N	N
SPEED	Data speed. Hidden and set to 9600 if MBT := Y	300, 600, 1200, 2400, 4800, 9600, 19200, 38400, SYNC	9600
STOPBIT	Stop bits. Hidden and set to 1 if MBT := Y	1, 2	1

Setting SPEED := SYNC (available only on the rear-panel serial ports for which PROTO := MBA, MBB, MBGA, or MBGB) places the serial port in synchronous (or externally clocked) mode. The serial port hardware will synchronize transmit and receive data (TX/RX) to a clock signal applied to the Pin 8 input at any effective data rate as high as 64000. This setting choice will suit certain synchronous communications networks.

The relay uses the RBADPU setting to determine how long a channel error must persist before the relay asserts RBADA or RBADB. The relay deasserts RBADA and RBADB immediately when it no longer detects a channel error.

The relay uses the CBADPU setting to determine when to assert CBADA and CBADB. If the short-term channel downtime ratio exceeds CBADPU, the relay asserts the appropriate CBAD bit.

The TXMODE setting provides compatibility with SEL devices that are not SEL-400 series relays. The relay can send messages more quickly than the SEL-300 series relays and other SEL devices can process these messages. This could lead to loss of data and a failure to communicate properly. When you set TXMODE to P, the relay sends new MIRRORED BITS messages every 3 ms even if the selected data speed (SPEED setting) would allow more frequent messages.

As a function of the settings for SPEED, TXMODE, and MBT, the message transmission periods are shown in *Table 15.31*.

Table 15.30 MIRRORED BITS Communications Protocol Settings (Sheet 1 of 2)

Name	Description	Range
TX_ID	MIRRORED BITS communications ID of this device	1–4
RX_ID	MIRRORED BITS communications ID of device connected to this port	1–4 (must be different than TX_ID)
RBADPU	Outage duration to set RBAD	1–10000 seconds
CBADPU	Channel unavailability to set CBAD	1–100000 parts per million
TXMODE	Transmission mode[a]	N (normal), P (paced)
MBNUM	Number of MIRRORED BITS communications data channels used for logic bits	0–8

Table 15.30 MIRRORED BITS Communications Protocol Settings (Sheet 2 of 2)

Name	Description	Range
RMB1FL[b]	RMB1 channel fail state	0, 1, P
RMB1PU[b]	RMB1 pickup message count	1–8
RMB1DO[b]	RMB1 dropout message count	1–8
• • •	• • •	
RMB8FL[b]	RMB8 channel fail state	0, 1, P
RMB8PU[b]	RMB8 pickup message count	1–8
RMB8DO[b]	RMB8 dropout message count	1–8
MBTIME	MIRRORED BITS time synchronize enable	Y, N
MBNUMAN	Number of analog data channels (hidden and set to 0 if MBNUM := 7 or 8)	0–*n*, *n* = 7–MBNUM
MBANA1[c]	Selection for analog Channel 1	Analog quantity label
MBANA2[c]	Selection for analog Channel 2	Analog quantity label
MBANA3[c]	Selection for analog Channel 3	Analog quantity label
MBANA4[c]	Selection for analog Channel 4	Analog quantity label
MBANA5[c]	Selection for analog Channel 5	Analog quantity label
MBANA6[c]	Selection for analog Channel 6	Analog quantity label
MBANA7[c]	Selection for analog Channel 7	Analog quantity label
MBNUMVT	Number of virtual terminal channels	OFF, 0–*n*, *n* = 7–MBNUM–MBNUMAN

[a] Must be P for connections to devices that are not SEL-400 series relays.
[b] Hidden based on MBNUM setting.
[c] Hidden based on MBNUMAN setting.

Table 15.31 MIRRORED BITS Communications Message Transmission Period

Speed in Bits per Second	TXMODE := NORMAL MBT := N	TXMODE := PACED MBT := N	MBT :=Y
38400	1.0 ms	3.0 ms	N/A
19200	2.0 ms	3.0 ms	N/A
9600	4.0 ms	4.0 ms	7.0 ms
4800	8.0 ms	8.0 ms	N/A

Set the RX_ID of the local relay to match the TX_ID of the remote relay. In a three-terminal case, Relay X transmits to Relay Y, Relay Y transmits to Relay Z, and Relay Z transmits to Relay X. *Table 15.32* lists the MIRRORED BITS communications ID settings for Relays X, Y, and Z.

Table 15.32 MIRRORED BITS Communications ID Settings for Three-Terminal Application

Relay	TX_ID	RX_ID
X	1	3
Y	2	1
Z	3	2

SEL Distributed Port Switch Protocol (LMD)

SEL Distributed Port Switch Protocol (LMD) permits multiple devices to share a common communications channel. This protocol is appropriate for low-cost, low-speed port switching applications where updating a real-time database is not a requirement. The relay does not have built-in LMD protocol, but you can connect this relay to an SEL-2885 EIA-232/485 Protocol Converter and connect the SEL-2885 to an EIA-485 multidrop network. See the SEL-2885 EIA-232 to EIA-485 Transceiver product flier for more information on the settings, configuration, and application of the SEL-2885. (Contact your local technical service center, the SEL factory, or visit our website at selinc.com for a copy of the SEL-2885 product flier.)

Initialization

For the first 30 seconds after applying power to the relay, the SEL-2885 listens for an initialization string from the relay. The initialization string must be enclosed in square brackets ([ ]). The following table describes the initialization string fields. To send this string automatically, set **AUTO** to **Y** and append the initialization string to the relay ID setting so that it is included in the relay power-up header.

Table 15.33 SEL-2885 Initialization String [MODE PREFIX ADDR:SPEED]

Field	Optional or Required	Value	Description
[	Required	[	Opening bracket is start of string
Mode	Optional	Not specified N B	Treat as N, below Addressing for ASCII device Addressing for binary devices
PREFIX	Required	@, #, $, %, or &	Prefix character
ADDR	Required	01–99	Two-digit address in the range 01–99
:	Optional. Needed if SPEED is specified	Colon ":"	Colon ":", then one of the following codes to match the port SPEED setting
SPEED	Optional	12 24 48 96	1200 bps 2400 bps 4800 bps 9600 bps
]	Required	]	Closing bracket is end of string

Operation

The following steps describe how to use the LMD operation of the SEL-2885:

Step 1. When you send the prefix and address, the SEL-2885 enables echo and message transmission.

You must wait until you receive a prompt before entering commands to avoid losing echoed characters while the external transmitter is warming up.

Step 2. You can use the commands that are available for the protocol setting of the port where the SEL-2885 is installed.

Step 3. If the port PROTO setting is set to SEL, you can use the **QUIT** command to terminate the connection.

If no data are sent to the relay before the port time-out period, this command automatically terminates the connection.

Step 4. If all relays in the multidrop network do not have the same prefix setting, enter the sequence **<Ctrl+X> OR QUIT <Enter>** before entering the prefix character to connect to another device.

SEL-2600A RTD Module Operation

The SEL-2600A RTD Module Protocol (RTD) enables communication with an SEL-2600A via an SEL-2800 (EIA-232 to Fiber-Optic) Transceiver.

NOTE: Not all SEL-400 series relays support communication with SEL-2600A RTD Modules.



Figure 15.7 SEL-2600A RTD Module and the Relay

This protocol supports data acquisition of as many as 12 temperature channels and places the results directly into predefined analog quantities (RTD01–RTD12) inside the relay for use in freeform SELOGIC applications. For more information on the SEL-2600A or SEL-2800, contact your local technical service center, the SEL factory, or visit the SEL website at selinc.com for a copy of the SEL-2600A and SEL-2800 product fliers.

Initialization

Perform the following steps to prepare the relay for communicating with an SEL-2600A RTD module:

Step 1. Set the desired port to RTD protocol.

Step 2. Set the port setting RTDNUM to the number of RTDs attached to the SEL-2600A.

Step 3. Set the RTD type settings (RTD*nn*TY) to the appropriate RTD type.

Step 4. Connect the SEL-2600A RTD Module to the port via the SEL-2800 (EIA-232 to Fiber-Optic) Transceiver.

Operation

The SEL-2600A RTD module sends all temperature measurements to the relay every 0.5 seconds. The relay places the received temperature measurements into analog quantities RTD01–RTD12 for use in freeform SELOGIC applications. The data range is from –50 to +250 °C.

NOTE: When a channel status bit is not asserted, the data in the respective analog quantity is the last valid temperature, not the current temperature.

If the relay stops receiving valid analog quantities from a certain channel, the temperature stored in the relay freezes at the last received value. Fifteen status bits help supervise decisions based on temperature measurements. *Table 15.34* describes how to interpret the status bits.

Table 15.34 RTD Status Bits

RTD Status Bit	Description
RTDFL	Asserts if the SEL-2600A experiences an internal problem.
RTDCOMF	Asserts if the relay does not receive a valid measurement from the SEL-2600A for 1.25 seconds.
RTD01ST–RTD12ST	Assert when an RTD is attached to a channel and the SEL-2600A is able to read RTD.
RTDIN	SEL-2600 input status bit. Asserts when the SEL-2600 is healthy and the received data indicates the assertion of the input.

To view the temperature measurements received from the SEL-2600A, issue the **MET T** command, as depicted in *Figure 15.8*.

NOTE: In some SEL-400 series relays, you must use MET RTD instead of MET T.

```
=>>MET T <Enter>
Relay 1                                    Date: 05/17/2003  Time: 13:42:13.220
Station A                                  Serial Number: 0000000000
RTD Input Temperature Data (deg. C)
RTD  1 = -48

RTD  2 = Channel Failure
RTD  3 =   0
RTD  4 =  24
RTD  5 = Channel Not Used
RTD  6 =  72
RTD  7 = Channel Failure
RTD  8 = 120

RTD  9 = Channel Not Used
RTD 10 = 168
RTD 11 = 192
RTD 12 = 216
```

Figure 15.8 MET T Command Response

The **MET T** command displays the following messages:

- `Channel Failure`: This message is displayed for each channel whose channel status bit is not asserted.
- `Channel Not Used`: This message is displayed for each channel whose channel type is set to NA.

When there is a status problem with the SEL-2600A RTD module, the **MET T** command will respond with an informational message, as shown in *Figure 15.9*.

```
=>>MET T
SEL-2600 Failure
```

Figure 15.9 MET T Command Response for Status Problem

The four possible messages for status problems, with their interpretation, are indicated in *Table 15.35*.

Table 15.35 MET T Command Status Messages

Message	Interpretation
SEL-2600 Failure	RTDFL status bit asserted
Communication Failure	RTDCOMF status bit asserted
No data available	Port Protocol not set to RTD
Channel Failure	RTD*xx*ST status bit deasserted

Direct Networking Example

This direct networking example demonstrates direct networking to the relay through use of the Ethernet card. *Figure 15.10* shows the Ethernet network topology. This examples uses a SEL-421, but the same concepts apply to any SEL-400 series relay.




Figure 15.10 Example Direct Networking Topology

Application

In this application, all IEDs connect to the Ethernet network. The SEL-421 Relays and the SEL-2030 each have an Ethernet card installed. In this example, the Ethernet network is used primarily for an engineering connection to the devices in the substation either across the WAN or from the local computer. The engineer can use FTP to collect settings, oscillography, and other file data directly from the SEL-421 Relays. The engineer can also use Telnet to establish a terminal connection to the SEL-421 Relays or through the SEL-2030 to one of the serial IEDs to configure these devices or obtain diagnostic information.

NOTE: The IRIG-B time signal available from SEL communications processors is not suitable for high-accuracy IRIG (HIRIG) timekeeping mode, which is required for synchrophasor functions.

There is a serial cable from the SEL-2030 to the SEL-421 Relays. This cable provides IRIG-B time synchronization from the SEL-2030 that is synchronized by the GPS clock attached to the SEL-2030. The SEL-2030 provides its output synchronization signal from its internal clock, so that loss of the signal from the GPS will not result in a loss of synchronization between substation devices as they will all be synchronized to the SEL-2030 clock. During long periods of loss of synchronization, the SEL-2030 clock drift will become noticeable, but all substation devices will remain synchronized relative to each other and the SEL-2030 clock. The serial cables also allow the SEL-2030 to provide a single point for dial-in communications with the substation IEDs avoiding the high cost of high bandwidth connections (for example, ISDN or DSL) for this backup to the Ethernet network engineering connection.

Settings

This example focuses on the relay labeled Line 1 shown in *Figure 15.10*. **PORT 5** settings for the SEL-421 configure the Ethernet card. **PORT 5** settings for this example are shown in *Table 15.36*.

Table 15.36 SEL-421 PORT 5 Direct Networking Settings

Setting Name	Setting	Description
TIMEOUT	5	Port inactivity time-out in minutes (drops to Access Level 0 on Telnet connections when this expires)
AUTO	N	Automessage disabled because engineering connection will not require unsolicited messages from SEL-2030
FASTOP	N	Fast Operate messages disabled because they are not required on engineering connection
TERTIM1	1	Length of time the channel must be idle before checking for the termination string in seconds
TERSTRN	\005	Transparent communications termination string default of CTRL+E
TERTIM2	0	Length of time the channel must be idle before accepting the termination string in seconds
IPADDR	10.201.0.112/16	IP network address
DEFRTR	10.201.0.1	Default router
ETCPKA	N	Disable TCP keep-alive functionality (IEC 61850 only)
KAIDLE	10	Length of time to wait with no detected activity before sending a keep-alive packet (must be greater than or equal to KAINTV)
KAINTV	1	Length of time to wait between sending keep-alive packets after receiving no response for the prior keep-alive packet (must be less than or equal to KAIDLE)
KACNT	6	Maximum number of keep-alive packets to send
NETPORT	A	Primary network port selected to Port A
FTIME	5	Fail over time-out—not used in this application
NETCSPD	A	Automatically detect network speed on Port C
NETDSPD	A	Automatically detect network speed on Port D—not used in this application
FTPSERV	Y	FTP sessions enabled
FTPCBAN	FTP SERVER:	FTP connect banner
FTPIDLE	5	FTP connection time-out in minutes
FTPANMS	N	Anonymous login disabled so that passwords are required for all FTP users
FTPAUSR	“”	Host user from which anonymous FTP client inherits access rights—not used in this application
TCBAN	HOST TERMINAL SERVER:	Host Telnet connect banner
TPORT	23	Host Telnet TCP/IP port
TIDLE	5	Telnet connection time-out in minutes

FTP Session

Figure 15.11 is a screen capture of an FTP session with the relay. The FTP client used for this example is included with the Windows operating system and accessible through a command prompt window. The operator connects to the relay, moves to the SETTINGS directory, and collects the **PORT 5** settings. *Figure 15.11* shows a portion of the **PORT 5** settings in the SET_P5.TXT file.

```
C:\>ftp 10.201.0.112 <Enter>
Connected to 10.201.0.112.
220 FTP SERVER:
User (10.201.0.112:(none)): 2AC
331 User name okay, need password.
Password:
230 User logged in, proceed.
ftp> ls
200 PORT Command okay.
150 File status okay; about to open data connection.
CFG.TXT
CFG.XML
EVENTS
REPORTS
SETTINGS
SWCFG.ZIP

SYNCHROPHASORS
226 Closing data connection.
ftp: 72 bytes received in 0.00Seconds 72.00Kbytes/sec.
ftp> cd SETTINGS
250 CWD  requested file action okay, completed.
ftp> ls
200 PORT Command okay.
150 File status okay; about to open data connection.
BAY_SCREEN.TXT
ERR.TXT

SET_A1.TXT
SET_A10.TXT
SET_A2.TXT
SET_A3.TXT
SET_A4.TXT
SET_A5.TXT
SET_A6.TXT
SET_A7.TXT
SET_A8.TXT
SET_A9.TXT
SET_ALL.TXT
```

Figure 15.11 Example FTP Session

```
SET_B1.TXT
SET_D1.TXT
SET_D2.TXT
SET_D3.TXT
SET_D4.TXT
SET_D5.TXT
SET_F1.TXT
SET_G1.TXT
SET_L1.TXT
SET_L2.TXT
SET_L3.TXT
SET_L4.TXT
SET_L5.TXT
SET_L6.TXT

SET_N1.TXT
SET_O1.TXT
SET_P1.TXT
SET_P2.TXT
SET_P3.TXT
SET_P5.TXT
SET_PF.TXT
SET_R1.TXT
SET_S1.TXT
SET_S2.TXT
SET_S3.TXT
SET_S4.TXT
SET_S5.TXT
SET_S6.TXT
SET_SM.TXT
SET_T1.TXT

UPGRADE_RPT.TXT
226 Closing data connection.
ftp: 536 bytes received in 0.01Seconds 53.60Kbytes/sec.
ftp> get SET_P5.TXT
200 PORT Command okay.
150 File status okay; about to open data connection.
226 Closing data connection.
ftp: 3853 bytes received in 0.01Seconds 428.11Kbytes/sec.
ftp> quit
221 Goodbye.

C:\>
```

Figure 15.11 Example FTP Session (Continued)

```
[INFO]
RELAYTYPE=SEL
FID=SEL-421-X045-V0-Z001001-D20010106
BFID=SLBT-CFS-X000
PARTNO=SEL-400H1234
[IOBOARDS]
[COMCARDS]
, SEL-2701-X061-V0-Z000000-D20010117, SLBT-2701-X021-V0-Z000000-D20010109, 1
[P5]

"TIMEOUT",5
"AUTO",Y
"FASTOP",N
"TERTIM1",1
"TERSTRN","\005"
"TERTIM2",0

"IPADDR","10.201.0.112"
"SUBNETM","255.255.0.0"
"DEFRTR","10.201.0.1"
"NETPORT","A"
"FAILOVR","N"

"FTIME",5
"NETASPD","A"
"NETBSPD","A"
"FTPSERV","Y"
```

Figure 15.12 Partial Contents of SET_P5.TXT

```
"FTPCBAN","FTP SERVER:"
"FTPIDLE",5
"FTPANMS","N"
"FTPAUSR","ACC"

"T1CBAN","HOST TERMINAL SERVER:"
"T1INIT","N"
"T1RECV","Y"
"T1PNUM",23

"T2CBAN","CARD TERMINAL SERVER:"
"T2RECV","Y"
"T2PNUM",1024
"TIDLE",5
Remaining settings not shown
```

Figure 15.12 Partial Contents of SET_P5.TXT (Continued)

Telnet Session

This section contains screen captures of a Telnet session with the Line 1 SEL-421. The Telnet application is included with the Windows operating system. *Figure 15.13* shows the login dialog box and the entries required to connect to the SEL-421.




Figure 15.13 Telnet Connection Dialog Box

Figure 15.14 is a screen capture of a Telnet session with the relay. The operator connects to the relay, and displays the PORT 5 settings. Only a portion of the PORT 5 settings are shown.

```
TERMINAL SERVER:
=ACC <Enter>

Password: ?OTTER <Enter>

Relay 1                                    Date: 02/04/2016  Time: 01:17:08.142
Station A                                  Serial Number: 0000000000

Level 1

=>2AC <Enter>

Password: ?TAIL <Enter>

Relay 1                                    Date: 02/04/2016  Time: 01:17:23.082
Station A                                  Serial Number: 0000000000

Level 2

=>>SHO P 5 <Enter>
Port 5


Protocol Selection

EPORT   := Y        MAXACC  := C

SEL Protocol Settings

AUTO    := Y        FASTOP  := N        TERTIM1 := 1
TERSTRN := "\005"
TERTIM2 := 0


Fast Message Read Data Access

FMRENAB := Y        FMRLCL  := N        FMRMTR  := Y        FMRDMND := Y
FMRTAR  := Y        FMRHIS  := N        FMRBRKR := N        FMRSTAT := N
FMRANA  := Y


IP Configuration

IPADDR  := 10.201.0.112/16
DEFRTR  := "10.201.0.1"
ETCPKA  := Y        KAIDLE  := 10       KAINTV  := 1        KACNT   := 6
NETMODE := FIXED    NETPORT := A        NETASPD := AUTO     NETBSPD := AUTO
NETCSPD := AUTO     NETDSPD := AUTO


FTP Configuration

FTPSERV := N

HTTP Server Configuration

EHTTP   := N


Telnet Configuration

ETELNET := Y
TCBAN   := "TERMINAL SERVER:"
TPORT   := 23       TIDLE   := 15

DNP Configuration

EDNP    := 0


Phasor Measurement Configuration

EPMIP   := N

SNTP Protocol Selection

ESNTP   := OFF

PTP Settings

EPTP    := N
=>>QUI <Enter>
```

Figure 15.14 Example Telnet Session

This page intentionally left blank

SECTION 16

DNP3 Communication

The relay provides a DNP3-2009 Level 2 outstation interface for direct network connections to the relay. This section covers the following topics:

- *Introduction to DNP3 on page 16.1*
- *DNP3 in the Relay on page 16.7*
- *DNP3 Documentation on page 16.12*
- *DNP3 Serial Application Example on page 16.26*
- *DNP3 LAN/WAN Application Example on page 16.31*

Introduction to DNP3

A SCADA manufacturer-developed DNP3 from the lower layers of IEC 60870-5. Originally designed for use in telecontrol applications, version 3 of the protocol has also become popular for local substation data collection. DNP3 has been standardized as IEEE 1815.

Rather than wiring individual input and output points from the station RTU to the station IEDs, many stations use DNP3 to convey measurement and control data over a single serial or Ethernet cable to the RTU. The RTU then forwards data to the offsite master station. By using a data communications protocol rather than hard wiring, designers have reduced installation, commissioning, and maintenance costs while increasing remote control and monitoring flexibility.

The DNP User's Group maintains and publishes DNP3 standards in cooperation with IEEE. See the DNP User's Group website (www.dnp.org) for more information on DNP3 standards, implementers of DNP3, and tools for working with DNP3.

DNP3 Specifications

DNP3 is a feature-rich protocol with many ways to accomplish tasks. The *Interoperability* section of IEEE 1815 defines four levels of subsets to help improve interoperability. The levels are listed in *Table 16.1*.

Table 16.1 DNP3 Implementation Levels

Level	Description	Equipment Types
1	Simple: limited communications requirements	Meters, simple IEDs
2	Moderately complex: monitoring and metering devices and multifunction devices that contain more data	Protective relays, RTUs
3	Sophisticated: devices with great amounts of data or complex communications requirements	Large RTUs, SCADA masters
4	Enhanced: additional data types and functionality for more complex requirements	Large RTUs, SCADA masters

Each level is a proper superset of the next lower-numbered level. A higher level device can act as a master to a lower level device, but can only use the data types and functions implemented in the lower level device. For example, a typical SCADA master is a Level 3 device and can use Level 2 (or lower) functions to poll a Level 2 (or lower) device by using only the data types and functions that the lower-level device uses. A lower-level device can also poll a higher-level device, but the lower level device can only access the features and data available to its level.

Data Handling

Objects

DNP3 uses a system of data references called object types, commonly referred to as objects. Each subset level specification requires a minimum implementation of objects and also recommends several optional objects. DNP3 objects are specifications for the type of data the object carries. An object can include a single value or more complex data. Some objects serve as shorthand references for collections of data or even all data within the DNP3 device.

Each instance of the object includes an index that makes it unique. For example, each binary status point (Object 1) has an index. If there are 16 binary status points, these points are Object 1, Index 0 through Object 1, Index 15. Note that index numbers are 0-based.

Each object also includes multiple versions called variations. For example, Object 1 has three variations: 0, 1, and 2. Variation 0 is used to request Object 1 data from a DNP3 device by using its default variation. Variation 1 is used to specify binary input values only and Variation 2 is used to specify binary input values with status information.

Each DNP3 device has both a list of objects and a map of object indices. The list of objects defines the available objects, variations, and qualifier codes. The map defines the indices for objects that have multiple instances and what data or control points correspond with each index.

A master initiates all DNP3 message exchanges except unsolicited data. DNP3 terminology describes all points from the perspective of the master. Binary points for control that move from the master to the outstation are called binary outputs, while binary status points within the outstation are called binary inputs.

Function Codes

Each DNP3 message includes a function code. Each object has a limited set of function codes that a master may use to manipulate the object. The object listing for the device shows the permitted function codes for each type of object. The most common DNP3 function codes are listed in *Table 16.2*.

Table 16.2 Selected DNP3 Function Codes

Function Code	Function	Description
1	Read	Request data from the outstation
2	Write	Send data to the outstation
3	Select	First part of a select-before-execute operate
4	Execute	Second part of a select-before-execute operate
5	Direct operate	One-step operation with acknowledgment
6	Direct operate, no ack.	One-step operation with no acknowledgment

Qualifier Codes and Ranges

DNP3 masters use qualifier codes and ranges to make requests for specific objects by index. Qualifier codes specify the style of range, and the range specifies the indices of the objects of interest. DNP3 masters use qualifier codes to compose the shortest, most concise message possible when requesting points from a DNP3 remote device.

For example, the qualifier code 01 specifies that the request for points will include a start address and a stop address. Each of these two addresses uses two bytes. An example request using qualifier code 01 might have the four-hexadecimal byte range field, 00h 04h 00h 10h, that specifies points in the range 4–16.

Access Methods

DNP3 has many features that help it obtain maximum possible message efficiency. DNP3 Masters send requests with the least number of bytes by using special objects, variations, and qualifiers that reduce the message size. Other features eliminate the continual exchange of static (unchanging) data values. These features optimize use of bandwidth and maximize performance over a connection of any speed.

DNP3 event data collection eliminates the need to use bandwidth to transmit values that have not changed. Event data are time-stamped records that show when observed measurements changed. For binary points, the outstation device logs changes from logical 1 to logical 0 and from logical 0 to logical 1. For analog points, the remote device logs changes that exceed a deadband. DNP3 outstation devices collect event data in a buffer that either the master can request or the device can send to the master without a request message. Data sent from the outstation to the master without a polling request are called unsolicited data.

DNP3 data fit into one of four event classes: 0, 1, 2, or 3. Class 0 is reserved for reading the present value (static data). Classes 1, 2, and 3 are event data classes. The meaning of Classes 1 to 3 is arbitrary and defined by the application at hand. With remotes that contain great amounts of data or in large systems, the three event classes provide a framework for prioritizing different types of data. For example, you can poll once a minute for Class 1 data, once an hour for Class 2 data, and once a day for Class 3 data.

Class 0 polling is also known as static polling, or simple polling of the present value of data points within the outstation. By combining event data polls, unsolicited messaging, and static polling, you can operate your system in one of the four access methods shown in *Table 16.3*.

The access methods listed in *Table 16.3* are in order of increasing communications efficiency. With various tradeoffs, each method is less demanding of communications bandwidth than the previous one. For example, unsolicited report-by-exception consumes less communications bandwidth because of the elimination of polling messages from the master required by polled report-by-exception. You must also consider overall system size and the volume of data communication expected to properly evaluate which access method provides optimum performance for your application.

Table 16.3 DNP3 Access Methods

Access Method	Description
Polled static	Master polls for present value (Class 0) data only.
Polled report-by-exception	Master polls frequently for event data and occasionally for Class 0 data.
Unsolicited report-by-exception	Remote devices send unsolicited event data to the master, and the master occasionally polls for Class 0 data.
Quiescent	Master never polls and relies on unsolicited reports only.

Binary Control Operations

DNP3 masters use the Object 12 control relay output block to perform binary control operations. The control relay output block has both a trip/close selection and a code selection. The trip/close selection allows a single index to operate two related control points, such as trip and close or raise and lower. Trip/close pair operation is not recommended for new DNP3 devices, but is often included for interoperability with older DNP3 master implementations.

The control relay output block code selection specifies either a latch or pulse operation on the point. In many cases, DNP3 outstations have only a limited subset of the possible combinations of the code field. Sometimes, DNP3 outstations assign special operation characteristics to the latch and pulse selections.

Conformance Testing

In addition to the protocol specifications, the DNP User's Group has approved conformance testing requirements for all levels of outstation devices. Some implementers perform their own conformance specification testing, while some contract with independent companies to perform conformance testing.

Conformance testing does not always guarantee that a master and remote will be fully interoperable (work together properly for all implemented features). Conformance testing does help to standardize the testing procedure and move the DNP3 implementers toward a higher level of interoperability.

DNP3 Serial Network Issues

You can build a DNP3 network by using either a multidrop or star topology. Each DNP3 network has one or more DNP3 masters and DNP3 outstations. *Figure 16.1* shows the DNP3 multidrop network topology.




Figure 16.1 DNP3 Multidrop Network Topology

Figure 16.2 shows the DNP3 star network topology.




Figure 16.2 DNP3 Star Network Topology

DNP3 multidrop networks that are used within substations often use an EIA-485 physical layer. The multidrop network is vulnerable to the failure of a single transmitter. If any one transmitter fails in a state that disrupts signals on the network, the network will fail. The DNP3 star network topology eliminates the network transmitters and other single points of failure related to the physical medium.

If you are planning either a DNP3 star or multidrop network topology, you should consider the benefits of including an SEL communications processor such as the SEL-2032 or SEL-3530 RTAC in your design. A network with a communications processor is shown in *Figure 16.3*. A DNP3 network that includes a communications processor has a lower data latency and shorter scan time than comparable networks through two primary mechanisms. First, the communications processor collects data from all remotes in parallel rather than one-by-one. Second, the master can collect all data with one message and response, drastically reducing message overhead.




Figure 16.3 DNP3 Network With Communications Processor

In the communications processor DNP3 network, you can also collect data from devices that do not support the DNP3 protocol. SEL communications processors can collect data and present it to the master as DNP3 data regardless of the protocol between the SEL communications processor and the remote device.

Data Link Layer Operation

DNP3 employs a three-layer version of the seven-layer OSI (open systems interconnect) model called the enhanced performance architecture. The layer definition helps to categorize functions and duties of various software components that make up the protocol. The middle layer, the data link layer, includes several functions for error checking and media access control.

A feature called data link confirmation is a mechanism that provides positive confirmation of message receipt by the receiving DNP3 device. While this feature helps you recognize a failed device or failed communications link quickly, it also adds significant overhead to the DNP3 conversation. Consider for your individual application whether you require this link integrity function at the expense of overall system speed and performance.

The DNP3 specification recommends against using data link confirmations because these processes can add to traffic in situations where communications are marginal. The increased traffic will reduce connection throughput further, possibly preventing the system from operating properly.

Network Medium Contention

When more than one device requires access to a single network medium, you must provide a mechanism to resolve the resulting network medium contention. For example, unsolicited reporting results in network medium contention if you do not design your network as a star topology of point-to-point connections or use carrier detection on a multidrop network.

To avoid collisions among devices trying to send messages, DNP3 includes a collision avoidance feature. Before sending a message, a DNP3 device listens for a carrier signal to verify that no other node is transmitting data. The device transmits if there is no carrier or waits for a random time before rechecking for a carrier signal. However, if two nodes both detect a lack of carrier at the same instant, these two nodes could begin simultaneous transmission of data and cause a data collision. If your network allows for spontaneous data transmission including unsolicited event data transmissions, you also must use application confirmation to provide a retry mechanism for messages lost as a result of data collisions.

DNP3 LAN/WAN Considerations

The main process for carrying DNP3 over an Ethernet network (LAN/WAN) involves encapsulating the DNP3 data link layer data frames within the transport layer frames of the IP suite. This allows the IP stack to deliver the DNP3 data link layer frames to the destination in place of the original DNP3 physical layer. The DNP User's Group Technical Committee has recommended the following guidelines for carrying DNP3 over a network:

- DNP3 shall use the IP suite to transport messages over a LAN/WAN
- Ethernet is the recommended physical link, though others may be used
- TCP must be used for WANs
- TCP is strongly recommended for LANs
- UDP may be used for highly reliable single segment LANs
- UDP is necessary if broadcast messages are required
- The DNP3 protocol stack shall be retained in full
- Link layer confirmations shall be disabled

The Technical Committee has registered a standard port number, 20000, for DNP3 with the Internet Assigned Numbers Authority (IANA). This port is used for either TCP or UDP.

The Committee recommends the selection of TCP or UDP protocol as per the guidelines in *Table 16.4*.

Table 16.4 TCP/UDP Selection Guidelines

Use in the case of...	TCP	UDP
Most situations	X	
Non-broadcast or multicast	X	
Mesh Topology WAN	X	
Broadcast		X
Multicast		X
High-reliability single-segment LAN		X
Pay-per-byte, non-mesh WAN, for example, Cellular Digital Packet Data (CDPD)		X
Low-priority data, for example, data monitor or configuration information		X

DNP3 in the Relay

The relay is a DNP3-2009 Level 2 outstation device. The relay DNP3 interface has the capabilities summarized in *Table 16.5*.

Table 16.5 Relay DNP3 Feature Summary

Feature	Application
DNP3 event data reporting	More efficient polling through event collection or unsolicited data
Time-tagged events	Time-stamped SER data
Control output relay blocks	Operator-initiated control
Write analog set point	Change the active protection settings group
Time synchronization	Set the relay time from the master station or automatically request time synchronization from the master
Custom mapping	Increase communications efficiency by organizing data and reducing available data to what you need for your application
Modem support	Reduce the cost of the communications channel by either master dialing to relay or relay dialing to master
Analog deadband settings per session	Deadbands may be set to different values per session depending on desired application
Virtual Terminal	Provides engineering access for configuration, diagnostics, and other tasks over the existing DNP3 connection
TEST DB2 command	Test DNP3 protocol interface without disturbing protection
Support for Object 0 Device Attributes	Provides Device Attributes (Device ID, Number of binary, analog and counter points, Manufacturer information, etc.) for the device specific to the current connected DNP3 session in use
XML DNP3 Device Profile Document	The DNP3 Device Profile document contains the complete information on DNP3 Protocol support in the relay. This information is available in XML format.

Data Access

You can use any of the data access methods listed in *Table 16.6*. *Table 16.6* also lists the relay DNP3 settings. You must configure the DNP3 master for the data access method you select.

NOTE: Because unsolicited messaging only operates properly in some situations, for maximum performance and minimum risk of configuration problems, SEL recommends the polled report-by-exception access method.

Table 16.6 DNP3 Access Methods

Access Method	Master Polling	Relay Settings
Polled static	Class 0	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to OFF, UNSOL to N.
Polled report-by-exception	Class 0 occasionally, Class 1, 2, 3 frequently	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class, UNSOL to N.
Unsolicited report-by-exception	Class 0 occasionally, optional Class 1, 2, 3 less frequently, mainly relies on unsolicited messages	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class, set UNSOL to Y and PUNSOL to Y or N.
Quiescent	Class 0, 1, 2, 3 never, relies completely on unsolicited messages	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class, set UNSOL and PUNSOL to Y.

In both the unsolicited report-by-exception and quiescent polling methods shown in *Table 16.6*, you must make a selection for the PUNSOL setting. This setting enables or disables unsolicited data reporting when you turn the relay on. If your master can send the DNP3 message to enable unsolicited reporting from the relay, you should set PUNSOL to No.

NOTE: The DNP3 LAN/WAN settings have names similar to the serial port settings above, but include the session number n as a suffix ranging from 1 to 6 (for example, CLASSB1, UNSOL1, PUNSOL1). All settings with the same numerical suffix comprise the complete DNP3 LAN/WAN session configuration.

While automatic unsolicited data transmission on power-up is convenient, problems can result if your master is not prepared to start receiving data immediately when you turn on the relay. If the master does not acknowledge the unsolicited data with an application confirm, the relay will resend the data until it is acknowledged. On a large system, or in systems where the processing power of the master is limited, you may have problems when several outstations simultaneously begin sending data and waiting for acknowledgment messages.

Collision Avoidance

If your application requires unsolicited reporting from multiple devices on a single (serial) network medium, you must select a half-duplex medium or a medium that supports carrier detection to avoid data collisions. EIA-485 two-wire networks are half-duplex. EIA-485 four-wire networks do not provide carrier detection.

The relay uses application confirmation messages to guarantee delivery of unsolicited event data before erasing the local event data buffer. Data collisions are typically resolved when messages are repeated until confirmed.

The relay pauses for a random delay between the settings MAXDLY and MINDLY when it detects a carrier through data on the receive line or the CTS pin. If you use the settings of 0.10 seconds for MAXDLY and 0.05 seconds for MINDLY, the relay will insert a random delay of 50 to 100 ms (milliseconds) between the end of carrier detection and the start of data transmission.

Transmission Control

If you use a media transceiver (for example, EIA-232 to EIA-485) or a radio system for your serial DNP3 network, you may need to adjust data transmission properties. Use the PREDLY and POSTDLY settings to provide a delay between RTS signal control and data transmission. For example, an EIA-485 transceiver typically requires 10–20 ms to change from receive to transmit. If you set the predelay to 30 ms, you will avoid data loss resulting from data transmission beginning at the same time as RTS signal assertion.

Event Data

DNP3 event data objects contain change-of-state and time-stamp information that the relay collects and stores in a buffer. You can configure the relay to either report the data without a polling request from the master (unsolicited data) or hold the data until the master requests it with an event poll message.

With the event class settings ECLASSB, ECLASSC, ECLASSA, and ECLASSV you can set the event class for binary, counter, analog, and virtual terminal information. You can use the classes as a simple priority system for collecting event data. The relay does not treat data of different classes differently with respect to unsolicited messages, but the relay does allow the master to perform independent class polls.

NOTE: Most RTUs that act as substation DNP3 masters perform an event poll that collects event data of all classes simultaneously. Confirm that the polling configuration of your master allows independent polling for each class before implementing separate classes in the relay.

For event data collection you must also consider and enter appropriate settings for deadband and scaling operation on analog points shown in *DNP3 Settings—Custom Maps on page 12.15*. You can either set and use default deadband and scaling according to data type or use a custom data map to select deadbands on a point-by-point basis. See *Configurable Data Mapping on page 16.23* for a discussion of how to set scaling and deadband operation on a point-by-point basis.

The serial port settings ANADBA, ANADBV, and ANADBM (ANADBA*n*, ANADBV*n*, and ANADBM*n* for Ethernet port settings on session *n*) control default deadband operation for the specified data type. Because DNP3 Objects 30 and 32 use integer data by default, you can use scaling to send digits after the decimal point and avoid truncating to a simple integer value.

With no scaling, the value of 12.632 would be sent as 12. With a scaling setting of 1, the value transmitted is 126. With a scaling setting of 3, the value transmitted is 12632. You must make certain that the maximum value does not exceed 32767 if you are polling the default 16-bit variations for Objects 30 and 32, but you can send some decimal values by using this technique. You must also configure the master to perform the appropriate division on the incoming value to display it properly.

Set the default analog value scaling with the DECPLA, DECPLV, and DECPLM settings (DECPLA*n*, DECPLV*n*, and DECPLM*n* for Ethernet port settings on session *n*). Application of event reporting deadbands occurs after scaling in the DECPLA, DECPLV, and DECPLM. For example, if you set DECPLA to 2 and ANADBA to 10, a measured current of 10.14 amperes would be scaled to the value 1014 and would have to increase to more than 1024 or decrease to less than 1004 (a deadband of 0.2 amperes) for the relay to report a new event value.

The relay uses the NUMEVE and AGEEVE settings (NUMEVE*n* and AGEEVE*n* Ethernet port settings for session *n*) to decide when to send unsolicited data to the master. The relay sends an unsolicited report when the total number of events accumulated in the event buffer reaches NUMEVE. The relay also sends an unsolicited report if the age of the oldest event in the buffer exceeds AGEEVE. The relay has the buffer capacities listed in *Table 16.7*.

Table 16.7 Relay Event Buffer Capacity

Type	Maximum Number of Events
Binary	1024
Analog	One event per analog input in the DNP3 Map
Counters	One event per counter input in the DNP3 Map
Virtual Terminal Objects	5

Binary Controls

The relay provides more than one way to control individual points within the relay. The relay maps incoming control points either to remote bits within the relay or to internal command bits that cause circuit breaker operations.

NOTE: The port setting DNPCL (or DNPCL*n* for DNP3 LAN/WAN session n) must be set to Y to enable binary controls for the DNP3 session. Binary Output Status requests (Object 10, Variation 2) and Class 0 requests will have no Binary Outputs in the response unless DNPCL := Y.

A DNP3 technical bulletin (*Control Relay Output Block Minimum Implementation 9701-002*) recommends that you use one point per Object 12, control block output relay. You can use this method to perform pulse on, latch on, and latch off operations on selected remote bits.

If your master does not support the single-point-per-index messages or single-operation database points, you can use the trip/close operation or use the code field in the DNP3 message to specify operation of the points shown in *Control Point Operation on page 16.20*.

Time Synchronization

The accuracy of DNP3 time synchronization is insufficient for most protection and oscillography needs. DNP3 time synchronization provides backup time synchronization in the event the relay loses primary synchronization through the IRIG-B TIME input or some other high-accuracy source.

Enable time synchronization with the TIMERQ setting (TIMERQ*n* for DNP3 LAN/WAN Session *n*) and use Object 50, Variation 1, and Object 52, Variation 2 (Object 50, Variation 3 for DNP3 LAN/WAN), to set the time via a DNP3 master.

TIMERQ can be set in one of three ways:

- A numeric setting of 1–32767 minutes specifies the rate at which the relay shall request a time synchronization.
- A setting of M disables the relay from requesting a time synchronization, but still allows the relay to accept and apply time synchronization messages from the master.
- A setting of I disables the relay from requesting a time synchronization, and sets the relay to ignore time synchronization messages from the master.

Effective January 1, 2008, the DNP3 standard requires that DNP3 time correspond to Coordinated Universal Time (UTC). To help ease into the transition to this standard, you can use the DNPSRC Global setting to determine whether the relay will use local or UTC time for DNP3.

When requesting time synchronization with DNPSRC := UTC, the relay will treat incoming DNP3 time-set messages as UTC time. All DNP3 event timestamps (binary input changes with time, analog input changes with time, etc.) will be in UTC time.

When requesting time synchronization with DNPSRC := LOCAL, the relay will treat incoming time set by the DNP3 master as local time. All DNP3 event timestamps will be in local time.

When setting the time with local time, there is an ambiguity during the last hour of daylight-saving time (DST) and to resolve this ambiguity, if the relay accepts a Time Set request in this hour, it will assume the time is in DST.

Modem Support

The relay DNP3 implementation includes modem support. Your DNP3 master can dial-in to the relay and establish a DNP3 connection. The relay can automatically dial out and deliver unsolicited DNP3 event data. When the relay dials out, it waits for the CONNECT message from the local modem and for assertion of the relay CTS line before continuing the DNP3 transaction. This requires a connection from the modem DCD to the relay CTS line.

NOTE: Contact SEL for information on serial cable configurations and requirements for connecting your relay to other devices.

Either connect the modem to a computer and configure it before connecting it to the relay, or program the appropriate modem setup string in the modem startup string setting MSTR. Use the PH_NUM1 setting to set the phone number that you want the relay to dial. The relay will automatically send the ATDT modem dial command and then the contents of the PH_NUM1 setting when dialing the modem. PH_NUM1 is a text setting that must conform to the AT modem command set dialing string standard. Use a comma (,) for a pause of four seconds. You may need to include a nine to reach an outside line or a one if the number requires long distance access. You can also insert other special codes your telephone service provider designates for block call waiting and other telephone line features.

NOTE: RTS/CTS hardware flow control is not available for a DNP3 modem connection. You must set the port data speed slower than the effective data rate of the modem.

The relay supports backup dial-out to a second phone number. If PH_NUM2 is set, the RETRY1 setting is used to configure the number of times the relay tries to dial PH_NUM1 before dialing PH_NUM2. Similarly, the RETRY2 setting configures the number of times the relay tries to dial PH_NUM2 before trying PH_NUM1. MDTIME sets the length of time from initiating the call to declaring it failed because of no connection, and MDRET sets the time between dial-out attempts.

DNP3 Settings

DNP3 configuration involves both Global (SET G) and Port (SET P) settings. The Global settings govern behavior for all DNP3 sessions, serial or LAN/WAN. The Port settings apply to specific DNP3 sessions only.

There are two Global settings that directly configure DNP3. These settings, EVELOCK and DNPSRC, define the behavior of Fault Summary event retrieval and the DNP3 session time base. See *Reading Relay Event Data on page 16.21* for more information on EVELOCK. The DNPSRC setting can be either LOCAL or UTC (default). See *Time Synchronization on page 16.10* for more information on the DNPSRC setting.

The DNP3 protocol settings are shown in *Table 12.18 on page 12.10* and *Table 12.19 on page 12.11*. The DNP3 protocol settings are in the port settings for the port that you select for the DNP3 protocol. You can use DNP3 on any of the serial ports (**PORT F** and **PORT 1**–**PORT 3**) or Ethernet port (**PORT 5**), but you can only enable DNP3 on one serial port at a time. You may enable as many as six DNP3 sessions on the Ethernet port, independent of the number of serial DNP3 sessions enabled.

Warm Start and Cold Start

The DNP3 function codes for warm start and cold start reset the relay serial port or DNP3 Ethernet session. These function codes do not interrupt protection processes within the relay.

Testing

NOTE: The **TEST DB2** command will override the state of all instances of the forced bit or value for all active protocols. This includes DNP3 serial and LAN/WAN and IEC 61850 GOOSE and Manufacturing Message Specification (MMS). Before using the command, take precautions to ensure against unintended operations from inadvertent messages sent as the result of a **TEST DB2** override, for example, a bit used to trip a breaker on a remote relay via IEC 61850 GOOSE.

Use the **TEST DB2** command to test the data mapping from the relay to your DNP3 master. You can use the **TEST DB2** command to force DNP3 values by object type and label. Although the relay reports forced values to the DNP3 host, these values do not affect protection processing within the relay. The **TEST DB2** command operates by object type and label, so it works equally well with custom mapping and the default DNP3 maps. See *TEST DB2 on page 14.64* for more information.

When you are using the **TEST DB2** command to test DNP3 operation, the Relay Word bit TESTDB2 will be asserted to indicate that test mode is active. The DNP3 status bit will also show forced status for any object variations that include status.

DNP3 Documentation

Object List

Table 16.8 lists the objects and variations with supported function codes and qualifier codes available in the relay. The list of supported objects conforms to the format laid out in the DNP3 specifications and includes both supported and unsupported objects. Those that are supported include the function and qualifier codes. The objects that are not supported are shown without any corresponding function and qualifier codes.

Table 16.8 Relay DNP3 Object List (Sheet 1 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
0	211	Device attributes—User-specific sets of attributes	1	0	129	0, 17
0	212	Device attributes—Master data set prototypes	1	0	129	0, 17
0	213	Device attributes—Outstation data set prototypes	1	0	129	0, 17
0	214	Device attributes—Master data sets	1	0	129	0, 17
0	215	Device attributes—Outstation data sets	1	0	129	0, 17
0	216	Device attributes—Max. binary outputs per request	1	0	129	0, 17
0	219	Device attributes—Support for analog output events	1	0	129	0, 17
0	220	Device attributes—Max. analog output index	1	0	129	0, 17
0	221	Device attributes—Number of analog outputs	1	0	129	0, 17
0	222	Device attributes—Support for binary output events	1	0	129	0, 17
0	223	Device attributes—Max. binary output index	1	0	129	0, 17
0	224	Device attributes—Number of binary outputs	1	0	129	0, 17
0	225	Device attributes—Support for frozen counter events	1	0	129	0, 17
0	226	Device attributes—Support for frozen counters	1	0	129	0, 17
0	227	Device attributes—support for counter events	1	0	129	0, 17
0	228	Device attributes—Max. counter index	1	0	129	0, 17
0	229	Device attributes—Number of counters	1	0	129	0, 17
0	230	Device attributes—Support for frozen analog inputs	1	0	129	0, 17
0	231	Device attributes—Support for analog input events	1	0	129	0, 17

Table 16.8 Relay DNP3 Object List (Sheet 2 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
0	232	Device attributes—Max. analog input index	1	0	129	0, 17
0	233	Device attributes—Number of analog inputs	1	0	129	0, 17
0	234	Device attributes—Support for double-bit events	1	0	129	0, 17
0	235	Device attributes—Max. double-bit binary index	1	0	129	0, 17
0	236	Device attributes—Number of double-bit binaries	1	0	129	0, 17
0	237	Device attributes—Support for binary input events	1	0	129	0, 17
0	238	Device attributes—Max. binary input index	1	0	129	0, 17
0	239	Device Attributes—Number of binary inputs	1	0	129	0, 17
0	240	Device attributes—Max. transmit fragment size	1	0	129	0, 17
0	241	Device attributes—Max. receive fragment size	1	0	129	0, 17
0	242	Device attributes—Device manufacturer's software version	1	0	129	0, 17
0	243	Device attributes—Device manufacturer's hardware version	1	0	129	0, 17
0	245	Device attributes—User-assigned location name	1	0	129	0, 17
0	246	Device attributes—User-assigned ID code/number	1	0	129	0, 17
0	247	Device attributes—User-assigned device name	1	0	129	0, 17
0	248	Device attributes—Device serial number	1	0	129	0, 17
0	249	Device attributes—DNP3 subset and conformance	1	0	129	0, 17
0	250	Device attributes—Device manufacturer's product name and model	1	0	129	0, 17
0	252	Device attributes—Device manufacturer's name	1	0	129	0, 17
0	254	Device attributes—Non-specific all attributes request	1	0, 6	129	0, 17
0	255	Device attributes—List of attribute variations	1	0, 6	129	0, 17
1	0	Binary input—All variations	1	0, 1, 6, 7, 8, 17, 28		
1	1	Binary input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
1	2[a]	Binary input with status	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
2	0	Binary input change—All variations	1	6, 7, 8		
2	1	Binary input change without time	1	6, 7, 8	129	17, 28
2	2	Binary input change with time	1	6, 7, 8	129, 130	17, 28
2	3	Binary input change with relative time	1	6, 7, 8	129	17, 28
10	0	Binary output—All variations	1	0, 1, 6, 7, 8		
10	1	Binary output				
10	2[a]	Binary output status	1	0, 1, 6, 7, 8	129	0, 1
12	0	Control block—All variations				
12	1	Control relay output block	3, 4, 5, 6	17, 28	129	echo of request
12	2	Pattern control block	3, 4, 5, 6	7	129	echo of request
12	3	Pattern mask	3, 4, 5, 6	0, 1	129	echo of request

Table 16.8 Relay DNP3 Object List (Sheet 3 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
20	0	Binary counter—All variations	1, 7, 8, 9, 10	0, 1, 6, 7, 8, 17, 28		
20	1	32-Bit binary counter	1, 7, 8, 9, 10	0, 1, 6, 7, 8, 17, 28		
20	2	16-Bit binary counter	1, 7, 8, 9, 10	0, 1, 6, 7, 8, 17, 28		
20	3	32-Bit delta counter				
20	4	16-Bit delta counter				
20	5	32-Bit binary counter without flag	1, 7, 8, 9, 10	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	6[a]	16-Bit binary counter without flag	1, 7, 8, 9, 10	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	7	32-Bit delta counter without flag				
20	8	16-Bit delta counter without flag				
21	0	Frozen counter—All variations				
21	1	32-Bit frozen counter				
21	2	16-Bit frozen counter				
21	3	32-Bit frozen delta counter				
21	4	16-Bit frozen delta counter				
21	5	32-Bit frozen counter with time of freeze				
21	6	16-Bit frozen counter with time of freeze				
21	7	32-Bit frozen delta counter with time of freeze				
21	8	16-Bit frozen delta counter with time of freeze				
21	9	32-Bit frozen counter without flag				
21	10	16-Bit frozen counter without flag				
21	11	32-Bit frozen delta counter without flag				
21	12	16-Bit frozen delta counter without flag				
22	0	Counter change event—All variations	1	6, 7, 8		
22	1	32-Bit counter change event without time	1	6, 7, 8	129	17, 28
22	2[a]	16-Bit counter change event without time	1	6, 7, 8	129, 130	17, 28
22	3	32-Bit delta counter change event without time				
22	4	16-Bit delta counter change event without time				
22	5	32-Bit counter change event with time	1	6, 7, 8	129	17, 28
22	6	16-Bit counter change event with time	1	6, 7, 8	129	17, 28
22	7	32-Bit delta counter change event with time				
22	8	16-Bit delta counter change event with time				
23	0	Frozen counter event—All variations				
23	1	32-Bit frozen counter event without time				
23	2	16-Bit frozen counter event without time				
23	3	32-Bit frozen delta counter event without time				
23	4	16-Bit frozen delta counter event without time				

Table 16.8 Relay DNP3 Object List (Sheet 4 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
23	5	32-Bit frozen counter event with time				
23	6	16-Bit frozen counter event with time				
23	7	32-Bit frozen delta counter event with time				
23	8	16-Bit frozen delta counter event with time				
30	0	Analog input—All variations	1	0, 1, 6, 7, 8, 17, 28		
30	1[b]	32-Bit analog input with flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	2[b]	16-Bit analog input with flag	1	0, 1, 6, 7, 8, 17, 28	129, 130	0, 1, 17, 28
30	3[b]	32-Bit analog input without flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	4[b]	16-Bit analog input without flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	5[b]	Single-precision floating-point analog input with flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	6[b]	Double-precision floating-point analog input with flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
31	0	Frozen analog input—All variations				
31	1	32-Bit frozen analog input				
31	2	16-Bit frozen analog input				
31	3	32-Bit frozen analog input with time of freeze				
31	4	16-Bit frozen analog input with time of freeze				
31	5	32-Bit frozen analog input without flag				
31	6	16-Bit frozen analog input without flag				
32	0	Analog change event—All variations	1	6, 7, 8		
32	1[b]	32-Bit analog change event without time	1	6, 7, 8	129	17, 28
32	2[b]	16-Bit analog change event without time	1	6, 7, 8	129, 130	17, 28
32	3	32-Bit analog change event with time	1	6, 7, 8	129	17, 28
32	4	16-Bit analog change event with time	1	6, 7, 8	129	17, 28
32	5[b]	Single-precision floating-point analog change event without time	1	6, 7, 8	129	17, 18
32	6[b]	Double-precision floating-point analog change event without time	1	6, 7, 8	129	17, 18
32	7[b]	Single-precision floating-point analog change event with time	1	6, 7, 8	129	17, 28
32	8[b]	Double-precision floating-point analog change event with time	1	6, 7, 8	129	17, 28
33	0	Frozen analog event—All variations				
33	1	32-Bit frozen analog event without time				
33	2	16-Bit frozen analog event without time				
33	3	32-Bit frozen analog event with time				
33	4	16-Bit frozen analog event with time				

Table 16.8 Relay DNP3 Object List (Sheet 5 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
34	0	Analog input deadband—All variations	1	0, 1, 6, 7, 8, 17, 28		
34	1	16-Bit analog input deadband	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
34	2[a]	32-Bit analog input deadband	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
34	3	Single-precision floating-point analog input deadband	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
40	0	Analog output status—All variations	1	0, 1, 6, 7, 8		
40	1	32-Bit analog output status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	2[a]	16-Bit analog output status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	3	Single-precision floating-point analog output status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	4	Double-precision floating-point analog output status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
41	0	Analog output block—All variations				
41	1	32-Bit analog output block	3, 4, 5, 6	17, 28	129	echo of request
41	2	16-Bit analog output block	3, 4, 5, 6	17, 28	129	echo of request
41	3	Single-precision floating-point analog output block	3, 4, 5, 6	17, 28	129	echo of request
41	4	Double-precision floating-point analog output block	3, 4, 5, 6	17, 28	129	echo of request
50	0	Time and date—All variations				
50	1	Time and date	1, 2	7, 8 index = 0	129	07, quantity = 1
50	2	Time and date with interval				
50	3	Time and date at last recorded time	2	7 quantity = 1	129	
51	0	Time and date CTO—All variations				
51	1	Time and date CTO			129	07, quantity = 1
51	2	Unsynchronized time and date CTO			129	07, quantity = 1
52	0	Time delay—All variations				
52	1	Time delay, coarse				
52	2	Time delay, fine			129	07, quantity = 1
60	0	All classes of data	1, 20, 21, 22	6, 7, 8		
60	1	Class 0 data	1, 22	6, 7, 8		
60	2	Class 1 data	1, 20, 21, 22	6, 7, 8		
60	3	Class 2 data	1, 20, 21, 22	6, 7, 8		
60	4	Class 3 data	1, 20, 21, 22	6, 7, 8		
70	1	File identifier				
80	1	Internal indications	2	0, 1 index = 4, 7		

Table 16.8 Relay DNP3 Object List (Sheet 6 of 6)

Obj.	Var.	Description	Request[a]		Response[a]	
			Funct. Codes	Qual. Codes	Funct. Codes	Qual. Codes
81	1	Storage object				
82	1	Device profile				
83	1	Private registration object				
83	2	Private registration object descriptor				
90	1	Application identifier				
100	1	Short floating point				
100	2	Long floating point				
100	3	Extended floating point				
101	1	Small packed binary—Coded decimal				
101	2	Medium packed binary—Coded decimal				
101	3	Large packed binary—Coded decimal				
112	All	Virtual terminal output block	2	6		
113	All	Virtual terminal event data	1	6	129, 130	17, 28
N/A		No object required for the following function codes: 13 cold start 14 warm start 23 delay measurement	13, 14, 23			

[a] Default variation.

[b] Setting AIVAR determines default variation.

Device Profile

The DNP3 Device Profile document, available on the supplied DVD or as a download from the SEL website, contains the standard device profile information for the relay. This information is also available in XML format. Please refer to this document for complete information on DNP3 Protocol support in the relay.

Reference Data Map

Table 16.9 shows the common portions of the relay DNP3 reference data map. See *Section 10: Communications Interfaces* in the product-specific instruction manual for a complete DNP3 reference map for that relay. You can use the default map or the custom DNP3 mapping functions of the relay to include only the points required by your application.

The entire Relay Word bit table (see *Section 11: Relay Word Bits* in the product-specific instruction manual) is part of the DNP3 reference map. You may include any label in the Relay Word bit table as part of a DNP3 custom map.

The relay scales analog values by the indicated settings or fixed scaling. Analog inputs for event (fault) summary reporting use a default scale factor of 1 and deadband of ANADBM. Per-point scaling and deadband settings specified in a custom DNP3 map will override defaults.

Table 16.9 Relay DNP3 Reference Data Map (Sheet 1 of 2)

Object	Label	Description
Binary Inputs		
01, 02	RLYDIS	Relay disabled
01, 02	STFAIL	Relay diagnostic failure
01, 02	STWARN	Relay diagnostic warning
01, 02	STSET	Settings change or relay restart
01, 02	UNRDEV	New relay event available
01, 02	NUNREV	An unread event exists, newer than the event in the event summary AIs
01, 02	LDATPFW	Leading true power factor A-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDBTPFW	Leading true power factor B-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDCTPFW	Leading true power factor C-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LD3TPFW	Leading true power factor three-phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	Relay Word	Relay Word bit label
Binary Outputs		
10, 12	RB01–RB*nn*	Remote bits RB01–RB*nn*[a]
10, 12	RB01:RB02 RB03:RB04 RB05:RB06 • • • RB29:RB30 RB31:RB*nn*	Remote bit pairs RB01–RB*nn*[a]
10, 12	OC*m*	Pulse open Circuit Breaker *m* command[b]
10, 12	CC*m*	Pulse close Circuit Breaker *m* command[b]
10, 12	OC*m*:CC*m*	Open/close pair for Circuit Breaker *m*[b]
10, 12	89OC01–89OC*dd*	Open Disconnect Switch Control 1–*dd*[c]
10, 12	89CC01–89CC*dd*	Close Disconnect Switch Control 1–*dd*[c]
10, 12	89OC01:89CC01 89OC02:89CC02 89OC03:89CC03 • • • 89OC*dd*:89CC*dd*	Open/close Disconnect Switch Control Pair 1–*dd*[c]
10, 12	RST_DEM	Reset demands[d]
10, 12	RST_PDM	Reset demand peaks[d]
10, 12	RST_ENE	Reset energies[d]
10, 12	RSTMML	Reset min/max metering data for the line[d]
10, 12	RSTMMB*m*	Reset min/max metering data for Circuit Breaker *m*[d]
10, 12	RST_BK*m*	Reset Breaker *m* monitor data[d]
10, 12	RST_BAT	Reset battery monitor data[d]
10, 12	RST_79C	Reset recloser shot counter[d]
10, 12	RSTFLOC	Reset fault location data[d]
10, 12	RSTTRGT	Reset front-panel targets[d]

Table 16.9 Relay DNP3 Reference Data Map (Sheet 2 of 2)

Object	Label	Description
10, 12	RSTDNPE	Reset (clear) DNP3 event summary AIs[d]
10, 12	NXTEVE	Load next fault event into DNP3 event summary AIs
Binary Counters		
20, 22	ACTGRP	Active settings group
NOTE: Additional binary counters are relay-specific. See the relay instruction manual to see what counter objects are available.		
Analog Inputs		
NOTE: The analog inputs available is relay dependent. See the relay instruction manual to determine what analog inputs are available.		
Analog Outputs		
40, 41	ACTGRP0	Active settings group
40, 41	TECORR[e]	Time-error preload value
40, 41	RA001–RA256	Remote analogs

[a] The number of remote bits available, *nn*, depends on the specific relay. See the relay instruction manual to see how many are available.

[b] The number of breakers to control and their designations, *m*, depends on the specific relay. See the relay instruction manual to determine which breakers are available.

[c] The number of disconnect controls, *dd*, available depends on the relay. See the relay instruction manual to determine how many disconnects are supported. Not all SEL-400 series relays support disconnect controls.

[d] Not all SEL-400 series relays support all of these resets. See the relay instruction manual to see which specific controls are available.

[e] In milliseconds, –30000 ≤ time ≤ 30000. When writing to this value, the Relay Word bit PLDTE asserts for approximately 1.5 cycles.

Device Attributes (Object 0)

Table 16.8 includes the supported Object 0 device attributes and variations. In response to Object 0 requests, the relay will send attributes that apply to that particular DNP3 session. Because the relay supports custom DNP3 maps, these values will likely be different for each session.

The relay uses its internal settings for the following variations:

- Variation 245—SID Global setting
- Variation 246—DNPID port setting
- Variation 247—RID Global setting

Binary Inputs

Binary inputs (Objects 1 and 2) are supported as defined by *Table 16.8*. The default variation for both static and event inputs is 2. Only the Read function code (1) is allowed with these objects. The relay will respond to an Object 2, Variation 3 request, but the response will contain no data.

The relay scans binary inputs approximately twice per second to generate DNP3 change events. When time is reported with these event objects, it is the time at which the scanner observed the bit change. This may be significantly delayed from when the original source changed and should not be used for sequence-of-events determination. Binary inputs registered with SER are derived from the SER process and carry the time stamp of actual occurrence. Some additional binary inputs are available to DNP3, most without SER time stamps. For example, RLYDIS is derived from the relay status variable, STWARN and STFAIL are derived from the diagnostic task data, and UNRDEV and NUNREV are derived from the event queue. Another binary input, STSET, is derived from the SER and carries the time stamp of actual occurrence.

Binary Outputs

Binary output status (Object 10, Variation 2) is supported as defined by *Table 16.8*. Static reads of points RB01–RB*nn*, OC*m*, CC*m*, 89OC01–89OC*dd*, and 89CC01–89CC*dd* respond with the online bit set and the state of the requested bit. Reads from control-only binary output points (such as the data reset controls RSTTRGT and RSTDNPE) respond with the online bit set and a state of 0.

The relay supports control relay output block objects (Object 12, Variation 1). The control relays correspond to the remote bits and other functions as shown above. Each DNP3 control message contains a trip/close code (TRIP, CLOSE, or NUL) and an operation type (PULSE ON, LATCH ON, LATCH OFF, or NUL). The trip/close code works with the operation type to produce set, clear, and pulse operations.

Control operations differ slightly for single-point controls compared to paired outputs. Paired outputs correspond to the complementary two-output model, and single-point controls follow the complementary latch or activation model. In the complementary two-output model, paired points only support close or trip operations, which, when issued, will pulse on the first or second point in the pair, respectively. Latch commands and pulse operations without a trip code are not supported. An operation in progress may be canceled by issuing a NUL trip/close code with a NUL operation type. Single output points support both pulse and latch operations. See *Control Point Operation on page 16.20* for details on control operations.

The status field is used exactly as defined. All other fields are ignored. A pulse operation is asserted for a single processing interval. You should exercise caution if sending multiple remote bit pulses in a single message (i.e., point count > 1), because this may result in some of the pulse commands being ignored and the return of an already active status message. The relay will only honor the first ten points in an Object 12, Variation 1 request. Any additional points in the request will return the DNP3 status code `TOO_MANY_OBJS`.

The relay also supports pattern control blocks (Object 12, Variations 2 and 3) to control multiple binary output points. Variation 2 defines the control type (trip/close, set/clear, or pulse) and the range of points to operate. Variation 3 provides a pattern mask that indicates which points in that range should be operated. Object 12, Variations 2 and 3 define the entire control command: the DNP3 master must send both for a successful control. For example, the DNP3 master sends an Object 12, Variation 2 message to request a trip of the range of indices 0–7. The DNP3 master then sends an Object 12, Variation 3 message with a hexadecimal value of "BB" as the pattern mask (converted to binary notation: 10111011). Read right to left in increasing bit order, the pattern block control command will result in a TRIP of indexes 0, 1, 3 to 5, and 7.

Control Point Operation

Use the trip and close, latch on/off and pulse on operations with Object 12 control relay output block command messages to operate the binary output points. See *Section 10: Communications Interfaces* in the product-specific instruction manual for a complete table of object 12 controls available in that relay. Pulse operations provide a pulse with duration of one protection processing interval. Cancel an operation in progress by issuing a NUL trip/close code with a NUL operation type.

Analog Inputs

Analog inputs (Objects 30 and 32) are supported as defined by *Table 16.8* The default variation for both static and event inputs is defined by the AIVAR (AIVAR*n* for DNP3 LAN/WAN session *n*) setting. Only the Read function code (1) is allowed with these objects.

NOTE: Sequence current quantities are forced to 0 if the value is below 0.5 percent of I_{NOM}.

Unless otherwise indicated, analog values are reported in primary units. Voltage magnitudes below 0.10 volts secondary and current magnitudes below 0.5 percent of I_{NOM} are forced to 0, as are their corresponding angles. Default scaling is indicated in the product-specific instruction manual, but default scaling can be overridden by per-point scaling in a custom DNP3 map. The DECPLA, DECPLV, and DECPLM settings are the default scaling factors (in powers of 10) for current magnitudes, voltage magnitudes, and miscellaneous magnitudes, respectively. See *Configurable Data Mapping on page 16.23* for more information.

Default deadbands are also indicated in the product-specific instruction manual and may be overridden by per-point deadband configuration. In general, the ANADBA, ANADBV, and ANADBM settings are the default deadbands for current magnitudes, voltage magnitudes, and miscellaneous magnitudes, respectively. Deadbands are applied after any custom or default scaling factors. Events are generated when values exceed deadbands.

Reading Relay Event Data

The relay provides protective relay event history information in one of two modes: single-event or multiple-event access. Each DNP3 session begins in the mode specified by Port setting EVEMOD*n* (where *n* = 1–6 for Ethernet sessions and not present for serial sessions). The selected mode is entered when the relay is first enabled, when there is a DNP3 settings change, a DNP3 map change, or an SER settings change. When EVEMOD*n* = SINGLE, the relay powers up in single-event mode. When EVEMOD*n* = MULTI, the relay powers up in multiple-event mode. A DNP3 session will switch to multiple-event mode if the session DNP3 master sends a control to the NXTEVE binary output control point. The DNP3 session will revert to the default mode after a power cycle or relay restart.

When a relay event occurs, (TRIP asserts, ER asserts, or TRI asserts) whose fault location is in the range of MINDIST to MAXDIST, the data shall be made available to DNP3. If MINDIST is set to OFF, then there is no minimum. Similarly, if MAXDIST is set to OFF, there is no maximum.

In either mode, DNP3 events for all event summary analog inputs will be generated if any of them change beyond their deadband value after scaling (usually whenever a new relay event occurs and is loaded into the event summary analog inputs). Events are detected approximately twice a second by the scanning process.

The specific fault data available and its encoding is relay-specific. See *Section 10: Communications Interfaces* in the product-specific instruction manual for information on the relay reports fault data.

Single-Event Mode

Single-event mode provides the most recent tripping event. When a relay event occurs and FLOC is in range of MINDIST and MAXDIST, these data regions are copied to the DNP3 fault summary analog inputs, generating appropriate DNP3 events. The relay shall then ignore any subsequent events for EVELOCK (Global

setting) time. When the EVELOCK setting is zero, single-event mode effectively acts as a zero-buffer FIFO queue. In this mode, relay events are presented to generate DNP3 events for the fault summary analog inputs as they occur. Fault summary analog inputs shall be reset to 0 on a rising edge of RSTDNPE (Global SELOGIC equation result). The relay element EVELOCK shall be set when a relay event is triggered and reset when EVELOCK time expires.

Multiple-Event Mode

Relay multiple-event summary data can be read in two ways: first in, first out (FIFO); or last in, first out (LIFO).

See *FIFO on page 16.22* and *LIFO on page 16.22* below for procedures to retrieve relay events that occur when FLOC is in range of MINDIST and MAXDIST. Event retrieval as shown below is a manual monitor, control, and poll process. A DNP3 master can collect relay event summaries by using event data rather than the static data polling described below. For best results, the master must control the NXTEVE binary output no faster than once every two seconds to load a new event into the event summary analog inputs. If the NXTEVE binary output is controlled at a faster rate, some DNP3 events may not be recognized and processed by the DNP3 event scanner.

FIFO

Multiple-event FIFO mode shall be initiated if the DNP3 session master operates the NXTEVE (next event) control. The master should monitor the UNRDEV binary input point, which will be asserted when there is an unread relay event summary. The NUNREV bit will also be asserted as long as there remain any unread events newer than the currently loaded event summary. To read the oldest unread relay event summary, the master should send a close, latch on, or pulse on control to the NXTEVE binary output point. This will load the relay event summary analogs with information from the oldest relay event summary, discarding the values from the previous load.

After reading the analogs, the master should again check the UNRDEV binary input point, which will be on if there is another unread relay event summary. The master should continue this process until the UNRDEV binary input point deasserts. If the master attempts to load values by controlling the NXTEVE output point when the UNRDEV binary input point is deasserted, the relay event type analog (FTYPE) will be loaded with zero. With the FIFO method, the relay event summaries will always be collected in chronological order.

LIFO

Multiple-event LIFO mode event summary retrieval is similar to FIFO retrieval, with the following difference: to read the newest unread relay event summary, the master should send a latch off control to the NXTEVE binary output point. As with FIFO retrieval, the master should monitor the UNRDEV binary input to determine if there are any unread events. Users must be aware of one caveat with LIFO retrieval: if an event occurs while in the process of reading the newest event(s) event collection will no longer continue in reverse chronological order. The next event read will be the newest event, and will proceed with the next newest, but any events that have already been read shall be skipped. The NUNREV bit will be asserted if this happens, signifying that the currently loaded event summary is no longer the newest event.

Analog Outputs

Analog outputs (Objects 40 and 41) are supported as defined by *Table 16.8*. The default variation for both static and event inputs is Variation 2. If an invalid value is written, the relay will ignore the value without generating an error.

The relay will only honor the first ten points in a request. Any additional points in the request will be ignored without generating an error.

Counters

Counters (Object 20 and 22) are supported as defined by *Table 16.8*. The default variation for Object 20 is Variation 6, and Variation 2 is the default for Object 22. Counters shall only support the Read function code (1). A Read of Object 21 will receive a Null response. The default deadband is 0, which may be overridden by a per-point deadband in a custom map. Scaling for counters is always 1.

Default Data Map

See *Section 10: Communications Interfaces* in the product-specific instruction manual to see the relay default map. If the default maps are not appropriate, you can also use the custom DNP3 mapping commands **SET D *n*** and **SHOW D *n***, where *n* is the map number, to edit or create the map required for your application.

Configurable Data Mapping

One of the most powerful features of the relay DNP3 implementation is the ability to remap DNP3 data and, for analog and counter inputs, specify per-point scaling and deadbands. Remapping is the process of selecting data from the default or reference map and organizing it into a data set optimized for your application. The relay uses point labels rather than point indexes in a reference map to streamline the remapping process. This enables you to quickly create a custom map without having to search for point indexes in a large reference map.

You may use any of the five available DNP3 maps to exchange data with any DNP3 master. Each map is initially populated with default data points, as described in the Default DNP3 Map. You may remap the points in a default map to create a custom map with as many as:

- 400 binary inputs
- 100 binary outputs
- 20 counters
- 200 analog inputs
- 100 analog outputs

Use the settings Class D to access the relay DNP3 map settings shown in *DNP3 Settings—Custom Maps on page 12.15*. There are five DNP3 maps available to customize, or leave as default.

The mapping settings are entered in a line-based freeform format. An example of these settings is shown in *Figure 16.4*. You can program a custom scaling and deadband for each point where indicated. If you do not specify a custom scaling or deadband, the relay will use the default for the type of value you are mapping. For example, if you enter the label 3P_F in Row 1 of the custom analog map with

no other parameters, the power in MW will be available as Objects 30 and 32, Index 0 and the relay will use the default scaling DECPLM and default deadband of ANADBM.

You can use the **SHOW D *x*** command to view the DNP3 data map settings, where *x* is the DNP3 map number from 1 to 5. See *Figure 16.4* for an example display of Map 1.

```
=>>SHO D 1 <Enter>
DNP 1

DNP Object Default Map Enables

MINDIST := OFF      MAXDIST := OFF


Binary Input Map
(Binary Input Label)

1: EN_RLY
2: TRIPLED
.
.
.
13: RBO4
14: RBO5
15: RBO6


Binary Output Map
(Binary Output Label)

1: RBO1
2: RBO2
.
.
.
5: RBO5
6: RBO6


Counter Map
(Counter Label, Deadband)

1: ACTGRP

Analog Input Map
(Analog Input Label, Scale Factor, Deadband)

1: IAWFMC
2: IAWFAC
.
.
.
15: 3SWFC
16: VDC1


Analog Output Map
(Analog Output Label)

1: ACTGRP
```

Figure 16.4 Sample Response to SHO D Command

You can use the **SET D *x*** command (where *x* is the map number), to edit or create custom DNP3 data maps. You can also use QuickSet, which is recommended for this purpose.

See the Reference Map to determine the available choices for each object type.

For binary inputs, a value of 0 or 1 may be used instead of a label; this will cause the relay to report that value for that point. Similarly, for counters and analog inputs, a value of 0 may be used instead of a label, which will cause the relay to report 0 for that point. A NOOP can be used as a placeholder for binary or analog outputs-control of a point with this label does not change any relay values nor respond with an error message. Duplicate point labels are not allowed within a map, except for the values 0 or 1 or NOOP.

You can customize the DNP3 analog input map with per-point scaling and deadband settings. Class scaling (DECPLA*n*, DECPLV*n*, and DECPLM*n*) and deadband settings (ANADBA*n*, ANADBV*n*, and ANADBM*n*) are applied to indices that do not have per-point entries. Per-point scaling overrides any class scaling and deadband settings. Unlike per-point scaling, class-level scaling is specified by an integer in the range 0–3 (inclusive), which indicates the number of decimal place shifts. In other words, you should select 0 to multiply by 1, 1 for 10, 2 for 100, or 3 for 1000.

NOTE: The settings above contain the DNP3 LAN/WAN session suffix n. This suffix is not present in serial port DNP3 settings.

Scaling factors allow you to overcome the limitations imposed, by default, of the integer nature of Objects 30 and 32. For example, DNP3, by default, truncates a value of 11.4 A to 11 A. You may use scaling to include decimal point values by multiplying by a power of 10. For example, if you use 10 as a scaling factor, 11.4 A will be transmitted as 114. You must divide the value by 10 in the master to see the original value including one decimal place.

You can also use scaling to avoid overflowing the 16-bit maximum integer value of 32767. For example, if you have a value that can reach 157834, you cannot send it using DNP3 16-bit analog object variations. You could use a scaling factor of 0.1 so that the maximum value reported is 15783. You can then multiply the value by 10 in the master to see a value of 157830. You will lose some precision as the last digit is dropped in the scaling process, but you can transmit the scaled value by using the default variations for DNP3 Objects 30 and 32.

If your DNP3 master has the capability to request floating-point analog input variations, the relay will support them. These floating-point variations, 5 and 6 for Object 30 and 5–8 for Object 32, allow the transmission of 16- or 32-bit floating-point values to DNP3 masters. When used, these variations eliminate the need for scaling and maintain the resolution of the relay analog values. Note that this support is greater than DNP3 Level 4 functionality, so you must confirm that your DNP3 master can work with these variations before you consider using floating-point analog variations.

The following example describes how to create a custom DNP3 map by point type. The example demonstrates the **SET D** command for analog inputs. Alternately, you can use the QuickSet software to simplify custom data map creation. The example uses quantities available in the SEL-411L, but similar operations can be performed on any SEL-400 series relay.

Consider a case where you want to set the analog input points in a map as shown in *Table 16.10*.

Table 16.10 Sample Custom DNP3 Analog Input Map

Point Index	Description	Label	Scaling	Deadband
0	Fundamental IA magnitude	LIAFM	Default	Default
1	Fundamental IB magnitude	LIBFM	Default	Default
2	Fundamental IC magnitude	LICFM	Default	Default
3	Fundamental IC magnitude	LIAFM	Default	Default
4	Fundamental three-phase power	3P_F	5	Default
5	Fundamental A-Phase magnitude	VAFM	Default	Default
6	Fundamental A-Phase angle	VAFA	1	15
7	Frequency	FREQ	0.01	1

To set these points as part of custom map 1, you can use the **SET D 1 TERSE** command as shown in *Figure 16.5*.

```
=>>SET D 1 TERSE <Enter>
DNP 1

DNP Object Default Map Enables


Min Fault Location to Capture (OFF,-10000 - 10000)   MINDIST := OFF    ?
Max Fault Location to Capture (OFF,-10000 - 10000)   MAXDIST := OFF    ?

Analog Input Map
(Analog Input Label, Scale Factor, Deadband)
1:
? LIBFM <Enter>
2:
? LICFM <Enter>
3:
? LIAFM <Enter>
4:
? 3P_F,5 <Enter>

5:
? VAFM <Enter>
6:
? VAFA,1,15 <Enter>
7:
? FREQ,.01,1 <Enter>
8:
? END
Save settings (Y,N) ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
```

Figure 16.5 Sample Custom DNP3 Analog Input Map Settings

DNP3 Serial Application Example

Application

This example uses an SEL-421 connected to an RTU over an EIA-485 network. The RTU collects basic metering information from the relay and other devices. The network for this example is shown in *Figure 16.6*.




Figure 16.6 DNP3 Application Network Diagram

The metering and status data that the RTU collects from the relay are listed in *Table 16.11*.

Table 16.11 DNP3 Application Example Data Map

Label	Object	Custom Map Index	Description
EN	1, 2	0	Relay enabled
TRIPLED	1, 2	1	Circuit Breaker tripped
IN101	1, 2	2	Relay Discrete Input 1
IN102	1, 2	3	Relay Discrete Input 2
IN103	1, 2	4	Relay Discrete Input 3
IN104	1, 2	5	Relay Discrete Input 4
SALARM	1, 2	6	Relay software alarm
HALARM	1, 2	7	Relay hardware alarm
TESTDB2	1, 2	8	Test mode enabled
RB01	10, 12	0	Remote Bit 1
RB02	10, 12	1	Remote Bit 2
RB03	10, 12	2	Remote Bit 3
RB04	10, 12	3	Remote Bit 4
RB05	10, 12	4	Remote Bit 5
RB06	10, 12	5	Remote Bit 6
OC1:CC1	10, 12	6	Circuit Breaker 1 trip/close pair
LIAFM	30, 32	0	IA magnitude
LIAFA	30, 32	1	IA angle
LIBFM[a]	30, 32	2	IB magnitude
LIBFA[b]	30, 32	3	IB angle
LICFM[a]	30, 32	4	IC magnitude
LICFA[b]	30, 32	5	IC angle
VAFM[c]	30, 32	6	VAY magnitude
VAFA[b]	30, 32	7	VAY angle
VBFM[c]	30, 32	8	VBY magnitude
VBFA[b]	30, 32	9	VBY angle
VCFM[c]	30, 32	10	VCY magnitude
VCFA[b]	30, 32	11	VCY angle
3P_F[d]	30, 32	12	Three-phase real power in MW
3Q_F[d]	30, 32	13	Three-phase reactive power in MVAR
DC1[e]	30, 32	14	DC1 voltage multiplied by 100
ACTGRP	40	0	Active settings group

[a] Assume the largest expected current is 2000 A and scale the analog value by a factor of 10 to provide a resolution of 0.1 A and a maximum current of 3276.7 A. Report change events on a change of 5 A.

[b] Angles are scaled to 1/100 of a degree. Report change events on a change of 2 degrees.

[c] For a nominal voltage of 230 kV, scale the analog value by a factor of 100 to provide a resolution of 10 V and a maximum value of 327.67 kV. Report 1 kV for change event reporting.

[d] For a maximum load of 800 MW (or 800 mVar), scale the power by a factor of 40 to provide a resolution of 0.025 MW and a maximum value of 819.175 MW. Report 1 MW for change event reporting.

[e] VDC1 is scaled by a factor of 1/100 of a volt. Report change events on a change of 2 V.

Settings

Figure 16.7 shows how to enter the new map into the relay. Use the **SET D** command and enter N at the prompts shown in *Figure 16.7* to allow changes to the existing maps. Press **<Enter>** at the empty line prompt to advance to the next map. For example, press **<Enter>** at line 10 of the Binary Input Map to advance to the Binary Output Map. If the prompt contains an entry, you can enter the greater-than symbol (>) and press **<Enter>** to advance to the next step.

```
=>>SET D 1 TERSE <Enter>
DNP 1

DNP Object Default Map Enables

Min Fault Location to Capture (OFF,-10000 - 10000)   MINDIST := OFF    ? <Enter>
Max Fault Location to Capture (OFF,-10000 - 10000)   MAXDIST := OFF    ? <Enter>


Binary Input Map
(Binary Input Label)

1: RLYDIS
?  DELETE 100 <Enter>
1:
?  EN <Enter>
2:
?  TRIPLED <Enter>
3:
?  IN101 <Enter>
4:
?  IN102 <Enter>
5:
?  IN103 <Enter>
6:
?  IN104 <Enter>
7:
?  SALARM <Enter>
8:
?  HALARM <Enter>
9:
?  TESTDB2 <Enter>
10:
? <Enter>


Binary Output Map
(Binary Output Label)

1: RBO1
?  DELETE 100 <Enter>
1:
?  RBO1 <Enter>
2:
?  RBO2 <Enter>
3:
?  RBO3 <Enter>
4:
?  RBO4 <Enter>
5:
?  RBO5 <Enter>
6:
?  RBO6 <Enter>
7:
?  OC1:CC1 <Enter>
8:
? <Enter>


Counter Map
(Counter Label, Deadband)

1: ACTGRP
?
2: BKR1OPA
? DELETE 100 <Enter>
2:
? <Enter>
```

Figure 16.7 SEL-421 Example DNP Map Settings

```
Analog Input Map
(Analog Input Label, Scale Factor, Deadband)

1: LIAFM
?  <Enter>
2: LIAFA
?  LIAFA,1,200 <Enter>
3: LIBFM
? <Enter>
4: LIBFA
?  LIBFA,1,200 <Enter>
5: LICFM
? <Enter>
6: LICFA
?  LICFA,1,200 <Enter>
7: B1IAFM
?  VAFM <Enter>
8: B1IAFA
?  VAFA,1,200 <Enter>
9: B1IBFM
?  VBFM <Enter>
10: B1IBFA
?  VBFA,1,200 <Enter>
11: B1ICFM
?  VCFM <Enter>
12: B1ICFA
?  VCFA,1,200 <Enter>
13: B2IAFM
?  3P_F,40,40 <Enter>
14: B2IAFA
?  3Q_F,40,40 <Enter>
15: B2IBFM
?  DC1,,200 <Enter>
16: B2IBFA
?  DELETE 200 <Enter>
16:
? <Enter>


Analog Output Map
(Analog Output Label)

1: ACTGRP
? <Enter>
2:
? <Enter>

Save settings (Y,N)  ?Y <Enter>
Saving Settings, Please Wait..........
Settings Saved
=>>
```

Figure 16.7 SEL-421 Example DNP Map Settings (Continued)

Table 16.12 lists the settings for **PORT 3** for this example. The physical connection between the relay and the DNP3 master is an EIA-485 network. An SEL-2884 interface converter on the relay **PORT 3** provides conversion from EIA-232 to EIA-485. Unsolicited reporting has been disabled because the network is wired as a four-wire connection and does not provide carrier detection or the opportunity to monitor for data traffic on the network.

Table 16.12 SEL-421 Port 3 Example Settings (Sheet 1 of 2)

Setting Name	Setting	Description
EPORT	Y	Enable port
MAXACC	2	Maximum access level for virtual terminal sessions
PROTO	DNP	DNP3 protocol
SPEED	9600	Data speed
PARITY	N	No parity bit
STOPBIT	1	1 stop bit
TIMEOUT	5	Time out virtual terminal session after 5 minutes
TERTIM1	1	Check for termination after 1 second idle time
TERSTRN	“\005”	Virtual terminal termination string

Table 16.12 SEL-421 Port 3 Example Settings (Sheet 2 of 2)

Setting Name	Setting	Description
TERTIM2	0	No delay before accepting termination string
DNPADR	101	DNP3 address = 101
DNPID	"RELAY1-DNP"	DNP ID for Object 0 self-description
DNPMAP	1	Use DNP3 Map 1
ECLASSB	1	Event Class 1 for binary event data
ECLASSC	1	Event Class 1 for counter event data
ECLASSA	1	Event Class 1 for analog event data
ECLASSV	OFF	Disable virtual terminal event data (this feature is not supported by the DNP3 master)
TIMERQ	I	Ignore time-set request because IRIG-B is used for time synchronization
DECPLA	1	Scale current, multiplying by 10 to send amperes and tenths of an ampere. The relay would report a value of 10.4 as 104, which would remain unscaled at the master.
DECPLV	2	Scale voltage, multiplying by 100 to send kilovolts, tenths, and hundredths of a kilovolt
DECPLM	2	Scale miscellaneous analog data, multiplying by 100 to send whole numbers and hundredths. The relay would report a value of 5.25 as 525, which would remain unscaled at the master.
STIMEO	10.0	10 second select before operate time-out
DRETRY	OFF	Turn off data link retries
MINDLY	0.05	Minimum delay from DCD to TX
MAXDLY	0.10	Maximum delay from DCD to TX
PREDLY	0.025	Settle time from RTS on to TX to allow EIA-485 transceiver to switch to transmit mode
PSTDLY	0.00	Settle time from TX to RTS off—not required in this application
DNPCL	Y	Enable controls for DNP3
AIVAR	2	Default AI variation
ANADBA	50	Analog reporting deadband for currents, 5 A based on DECPLA scaling factor
ANADBV	100	Analog reporting deadband for voltages, 1 kV based on DECPLV scaling factor
ANADBM	100	Miscellaneous analog value deadband, based on DECPLM scaling factor
ETIMEO	10	Event Message Confirm Time-Out, 10 seconds
UNSOL	N	Unsolicited reporting disabled (data retrieval method is polled report-by-exception)
MODEM	N	No modem connected to port

In this example, the polling method employed by the RTU DNP3 master is polled report-by-exception. The master device normally polls for events only. Once every 25 event polls, the master polls for Class 0 data (status of all points). This polling method allows the master to collect data efficiently from the IEDs by not continuously polling and receiving data that are not changing.

DNP3 LAN/WAN Application Example

Application

This example uses an SEL-487E connected to an RTU over an Ethernet (TCP) network. The RTU collects basic metering information from the relay. The network for this example is shown in *Figure 16.8*.




Figure 16.8 DNP3 LAN/WAN Application Example Ethernet Network

The polling method employed by the RTU DNP3 master is polled report-by-exception, so it normally only does event polls. Once every 25 event polls, the master polls for Class 0 data (status of all points). This polling method allows the master to collect data efficiently from the IEDs by only polling and receiving data that has changed.

The RTU, which will act as the DNP3 master to the SEL-487E outstation, has an IP address of 192.9.0.3 and a DNP3 address of 12. The SEL-487E should be assigned an IP address of 192.9.0.2, default router of 192.9.0.1, and DNP3 address of 101.

All event data (analog, binary, counter) should be assigned to CLASS 1. All Binary Inputs should have SOE-quality time stamps.

The desired DNP3 data map is shown in *Table 16.13*.

Table 16.13 DNP3 Application Example Data Map (Sheet 1 of 2)

Label	Object	Custom Map Index	Description
EN	1, 2	0	Relay enabled
TRIPLED	1, 2	1	Circuit Breaker tripped
IN101	1, 2	2	Relay Discrete Input 1
IN102	1, 2	3	Relay Discrete Input 2
IN103	1, 2	4	Relay Discrete Input 3
IN104	1, 2	5	Relay Discrete Input 4
SALARM	1, 2	6	Relay software alarm
HALARM	1, 2	7	Relay hardware alarm
TESTDB2	1, 2	8	Test mode enabled
RB01	10, 12	0	Remote Bit 1
RB02	10, 12	1	Remote Bit 2
RB03	10, 12	2	Remote Bit 3
RB04	10, 12	3	Remote Bit 4

Table 16.13 DNP3 Application Example Data Map (Sheet 2 of 2)

Label	Object	Custom Map Index	Description
RB05	10, 12	4	Remote Bit 5
RB06	10, 12	5	Remote Bit 6
OCS:CCS	10, 12	6	Circuit Breaker S trip/close pair
IASFMC	30, 32	0	A-Phase Current magnitude
IASFAC	30, 32	1	A-Phase Current angle
IBSFMC[a]	30, 32	2	B-Phase Current magnitude
IBSFAC[b]	30, 32	3	B-Phase Current angle
ICSFMC[a]	30, 32	4	C-Phase Current magnitude
ICSFAC[b]	30, 32	5	C-Phase Current angle
VAVFMC	30, 32	6	VA Phase Voltage magnitude, Terminal V
VAVFAC[b]	30, 32	7	VA Phase Voltage angle, Terminal V
VBVFMC[c]	30, 32	8	VB Phase Voltage magnitude, Terminal V
VBVFAC[b]	30, 32	9	VB Phase Voltage angle, Terminal V
VCVFMC[c]	30, 32	10	VC Phase Voltage magnitude, Terminal V
VCVFAC[b]	30, 32	11	VC Phase Voltage angle, Terminal V
VDC[d]	30, 32	12	VDC voltage multiplied by 100
ACTGRP	40	0	Active settings group

[a] Assume the largest expected current is 2000 A, scale the analog value by a factor of 10 to provide a resolution of 0.1 A and a maximum current of 3276.7 A. Report change events on a change of 5 A.

[b] Angles are scaled to 1/100 of a degree. Report change events on a change of 2 degrees.

[c] For a nominal voltage of 230 kV, scale the analog value by a factor of 100 to provide a resolution of 10 V and a maximum value of 327.67 kV. Report 1 kV for change event reporting.

[d] VDC1 is scaled by a factor of 1/100 of a volt. Report change events on a change of 2 V.

Settings

Use QuickSet to enter the DNP3 protocol settings and new data map into the relay.

Table 16.14 DNP3 LAN/WAN Application Example Protocol Settings (Sheet 1 of 2)

Setting Name	Setting	Description
EPORT	Y	Enable Ethernet port
IPADDR	192.9.0.2/16	Relay IP address and network in classless inter-domain routing (CIDR) notation
DEFRTR	192.9.0.1	Default router
EDNP	1	Enable DNP3 LAN/WAN Session 1
DNPADR	101	DNP3 address for relay is 101
DNPPNUM	20000[a]	DNP3 port number for TCP
DNPID	RELAY1DNP	DNP3 ID for Object 0 self-description
DNPIP1	192.9.0.3	DNP3 Master (RTU) IP address
DNPTR1	TCP	Use TCP transport
DNPMAP1	1	Use DNP3 Map 1 for DNP3 LAN/WAN Session 1
CLASSB1	1	Binary event data = Class 1
CLASSC1	1	Counter event data = Class 1

Table 16.14 DNP3 LAN/WAN Application Example Protocol Settings (Sheet 2 of 2)

Setting Name	Setting	Description
CLASSA1	1	Analog event data = Class 1
TIMERQ1	1	Ignore time synchronization requests from DNP3 Master
DECPLA1	2	Scale analog current data, multiplying by 10 to send whole numbers and tenths. The relay would report a value of 5.25 as 525, which would remain unscaled at the master. ($10^2 = 100$)
DECPLV1	2	Scale analog voltage data, multiplying by 10 to send whole numbers and tenths. The relay would report a value of 5.25 as 525, which would remain unscaled at the master. ($10^2 = 100$)
DECPLM1	2	Scale analog miscellaneous data, multiplying by 10 to send whole numbers and tenths. The relay would report a value of 5.25 as 525, which would remain unscaled at the master. ($10^2 = 100$)
STIMEO1	1.0[a]	1.0 second to select before operate time-out
DNPINA1	120[a]	Wait 120 seconds to send inactive heartbeat
DNPCL1	Y	Allow DNP3 controls for this session
AIVAR1	2	Default AI variation
ANADBA1	200	Analog deadband counts, set to 2 engineering units, based on DECPLA scaling factor
ANADBV1	200	Analog deadband counts, set to 2 engineering units, based on DECPLV scaling factor
ANADBM1	200	Analog deadband counts, set to 2 engineering units, based on DECPLM scaling factor
ETIMEO1	2[a]	Event message confirm time-out (2 s)
UNSOL1	N	Disable unsolicited reporting for Master 1

[a] Default value.

To meet the requirement for SOE-quality time stamps, enter all binary inputs into the SER report. See *Figure 16.9* for a screenshot of the process.




Figure 16.9 Add Binary Inputs to SER Point List

This page intentionally left blank

SECTION 17

IEC 61850 Communication

The relay supports the following features using Ethernet and IEC 61850.

- **SCADA**—Connect as many as seven simultaneous IEC 61850 Manufacturing Message Specification (MMS) client sessions. The relay also supports as many as seven buffered and seven unbuffered report control blocks. See *Table 17.26* for logical node mapping that enables SCADA control (including Setting Group Switch) via a MMS browser. Controls support the Direct Normal Security and Enhanced Security (Direct or Select Before Operate) control models.
- **Peer-to-Peer Real-Time Status and Control**—Use GOOSE with as many as 128 incoming (receive) and 8 outgoing (transmit) messages. Virtual Bits (VB001–VB256) and remote analogs (RA001–RA256) can be mapped from incoming GOOSE messages. Remote analog outputs (RAO01–RAO64) provide peer-to-peer real-time analog data transmission.
- **Sampled Values—**Use Sampled Values (SV) to replace the traditional copper wiring between instrument transformers and the relay. Connect an SEL SV publisher to CTs and VTs to publish SV. Use SV subscriber relays to subscribe to these SV messages. SEL-400 series SV products are compliant to the UCA 61850 9-2LE guidelines. In accordance with the guideline, each publication includes one application service data unit (ASDU), with four current and four voltage channels. Supported publication rates are 4.8 kHz for a 60 Hz power system and 4 kHz for a 50 Hz power system. SEL SV publishers support as many as seven SV streams. SEL SV subscriber relays support subscribing to as many as seven streams.

NOTE: Not all SEL-400 series relays support SV publication or subscription.

- **Configuration**—Use File Transfer Protocol (FTP) client software or ACSELERATOR Architect SEL-5032 Software to transfer the Substation Configuration Language (SCL) Configured IED Description (CID) file to the relay. SEL-400 series SV products also support SV configuration via Port 5 settings.
- **Commissioning and Troubleshooting**—Use software such as MMS Object Explorer and AX-S4 MMS from Sisco, Inc., to browse the relay logical nodes and verify functionality.

NOTE: The relay ships with a default CID file installed, which supports basic IEC 61850 functionality. A new CID file should be loaded if a change in the relay configuration is required. If an invalid CID file is transferred, the relay will reject the file and revert to the previous valid CID file.

This section presents the information you need to use the IEC 61850 features of the relay.

- *Introduction to IEC 61850 on page 17.2*
- *IEC 61850 Operation on page 17.3*
- *IEC 61850 Configuration on page 17.33*
- *Logical Nodes on page 17.38*
- *Protocol Implementation Conformance Statement on page 17.59*
- *ACSI Conformance Statements on page 17.65*

Introduction to IEC 61850

In the early 1990s, the Electric Power Research Institute (EPRI) and the Institute of Electrical and Electronics Engineers, Inc. (IEEE) began to define a Utility Communications Architecture (UCA). They initially focused on inter-control center and substation-to-control center communications and produced the Inter-Control Center Communications Protocol (ICCP) specification. This specification, later adopted by the IEC as 60870-6 TASE.2, became the standard protocol for real-time exchange of data between databases.

In 1994, EPRI and IEEE began work on UCA 2.0 for Field Devices (simply referred to as UCA2). In 1997, they combined efforts with Technical Committee 57 of the IEC to create a common international standard. Their joint efforts created the current IEC 61850 standard.

The IEC 61850 standard, a superset of UCA2, contains most of the UCA2 specification, plus additional functionality. The standard describes client/server and peer-to-peer communications, substation design and configuration, testing, and project standards.

The IEC 61850 standard consists of the parts listed in *Table 17.1*. These parts were first published between 2001 and 2004, and they are often referred to as IEC 61850 Edition 1 (Ed1). Selected parts of these standards were released in 2011 and tagged as Edition 2 (Ed2). Some SEL-400 series devices are compliant with Ed2. Please refer to the product-specific manual to identify such devices.

It is possible and even likely, that an installation can have a mixture of devices that conform to either Ed1 or Ed2. The standard supports backward compatibility, i.e., Ed2 devices can send and receive messages to and from Ed1 devices. However, there are important considerations to be made when adding Ed2 devices to an existing Ed1 system. Please refer to *Potential Client and Automation Application Issues With Edition 2 Upgrades on page 17.69* for more information.

Table 17.1 IEC 61850 Document Set (Sheet 1 of 2)

IEC 61850 Sections	Definitions
IEC 61850-1	Introduction and overview
IEC 61850-2	Glossary
IEC 61850-3	General requirements
IEC 61850-4	System and project management
IEC 61850-5	Communication requirements
IEC 61850-6	Configuration description language for substation IEDs
IEC 61850-7-1	Basic communication structure for substations and feeder equipment—Principles and models
IEC 61850-7-2	Basic communication structure for substations and feeder equipment—Abstract communication service interface (ACSI)
IEC 61850-7-3	Basic communication structure for substations and feeder equipment—Common data classes
IEC 61850-7-4	Basic communication structure for substations and feeder equipment—Compatible logical node (LN) classes and data classes
IEC 61850-8-1	SCSM—Mapping to Manufacturing Messaging Specification (MMS) (ISO/IEC 9506-1 and ISO/IEC 9506-2 over ISO/IEC 8802-3)
IEC 61850-9-1	SCSM—Sampled values over serial multidrop point-to-point link

Table 17.1 IEC 61850 Document Set (Sheet 2 of 2)

IEC 61850 Sections	Definitions
IEC 61850-9-2	SCSM—Sampled values over ISO/IEC 8802-3
IEC 61850-10	Conformance testing

The IEC 61850 document set, available directly from the IEC at www.iec.ch, contains information necessary for successful implementation of this protocol. SEL strongly recommends that anyone involved with the design, installation, configuration, or maintenance of IEC 61850 systems be familiar with the appropriate sections of this standard.

IEC 61850 Operation

IEC 61850 and Ethernet networking model options are available when ordering a new relay and may also be available as field upgrades to relays equipped with the Ethernet card. In addition to IEC 61850, the Ethernet card provides support protocols and data exchange, including FTP and Telnet, to SEL devices. Access the relay Port 5 settings to configure all of the Ethernet settings, including IEC 61850 network settings.

The relay supports IEC 61850 services, including transport of logical node objects, over TCP/IP. The relay can coordinate a maximum of seven concurrent IEC 61850 MMS sessions.

Object Models

The IEC 61850 standard relies heavily on the Abstract Communication Service Interface (ACSI) models to define a set of services and the responses to those services. In terms of network behavior, abstract modeling enables all IEDs to act identically. These abstract models are used to create objects (data items) and services that exist independently of any underlying protocols. These objects are in conformance with the common data class (CDC) specification IEC 61850-7-3, which describes the type and structure of each element within a logical node. CDCs for status, measurements, controllable analogs and statuses, and settings all have unique CDC attributes. Each CDC attribute belongs to a set of functional constraints that groups the attributes into specific categories such as status (ST) and description (DC). Functional constraints, CDCs, and CDC attributes are used as building blocks for defining logical nodes. *Table 17.2* shows the CDCs supported in SEL-400 series relays.

Table 17.2 Relay Common Data Classes (Sheet 1 of 2)

CDC Name	Description
Status Information	
SPS	Single point status
DPS	Double point status
INS	Integer status
ENS	Enumerated status
ACT	Protection activation information
ACD	Directional protection activation information
BCR	Binary counter reading

Table 17.2 Relay Common Data Classes (Sheet 2 of 2)

CDC Name	Description
VSS	Visible string status
Measurand Information	
MV	Measured value
CMV	Complex measured value
SAV	Sampled value
WYE	Phase-to-ground/neutral-related measured values of a three-phase system.
DEL	Phase-to-phase-related measured values of a three-phase system
SEQ	Sequence
Status Settings	
SPG	Single point setting
ING	Integer status setting
ENG	Enumerated status setting
ORG	Object reference setting
TSG	Time setting group
CUG	Currency setting group
VSG	Visible string setting
Analog Settings	
ASG	Analog setting
CURVE	Setting curve
Description Information	
DPL	Device name plate
LPL	Logical node name plate
Controls	
SPC	Controllable single point
DPC	Controllable double point
ENC	Controllable enumerated status
INC	Controllable integer status
BSC	Binary controlled step position information
ISC	Integer controlled step position information
APC	Controllable analog process value
BAC	Binary controlled analog process value

UCA2 used GOMSFE (Generic Object Models for Substation and Feeder Equipment) to present data from station IEDs as a series of objects called models or bricks. The IEC working group has incorporated GOMSFE concepts into the standard, with some modifications to terminology; one change was the renaming of bricks to logical nodes. Each logical node represents a group of data (controls, status, measurements, etc.) associated with a particular function. For example, the MMXU logical node (polyphase measurement unit) contains measurement data and other points associated with three-phase metering including voltages and currents. Each IED may contain many functions such as protection, metering, and control. Multiple logical nodes represent the functions in multifunction devices.

Logical nodes can be organized into logical devices that are similar to directories on a computer disk. As represented in the IEC 61850 network, each physical device can contain many logical devices and each logical device can contain many logical nodes. Many relays, meters, and other IEC 61850 devices contain one primary logical device where all models are organized.

IEC 61850 devices are capable of self-description. You do not need to refer to the specifications for the logical nodes, measurements, and other components to request data from another IEC 61850 device. IEC 61850 clients can request and display a list and description of the data available in an IEC 61850 server device. Simply run an MMS browser to query devices on an IEC 61850 network and discover what data are available. Self-description also permits extensions to both standard and custom data models. Instead of having to look up data in a profile stored in its database, an IEC 61850 client can simply query an IEC 61850 device and receive a description of all logical devices, logical nodes, and available data.

Unlike other SCADA that present data as a list of addresses or indices, IEC 61850 presents data with descriptors in a composite notation made up of components. *Table 17.3* shows how the A-Phase current expressed as MMXUAphsA$cVal is broken down into its component parts.

Table 17.3 Example IEC 61850 Descriptor Components

Component		Description
MMXU	Logical Node	Polyphase measurement unit
A	Data Object	Phase-to-ground amperes
PhsA	Subdata Object	A-Phase
cVal	Data Attribute	Complex value

Data Mapping

Device data are mapped to IEC 61850 LN according to rules defined by SEL. Refer to IEC 61850-5:2013(E) and IEC 61850-7-4:2010(E) for the mandatory content and usage of these LNs. The relay logical nodes are grouped under Logical Devices for organization based on function. See *Table 17.4* for descriptions of the logical devices in a relay. See *Logical Nodes on page 17.38* for a description of the LNs that make up these logical devices.

Table 17.4 Relay Logical Devices

Logical Device	Description
CFG	Configuration elements—data sets and report control blocks
PRO	Protection elements—protection functions and breaker control
MET	Metering or Measurement elements—currents, voltages, power, etc.
CON	Control elements—remote bits
ANN	Annunciator elements—alarms, status values
MU[a]	Merging unit elements—voltage and current channels

[a] This only applies to merging units.

MMS

MMS provides services for the application-layer transfer of real-time data within a substation LAN. MMS was developed as a network-independent data exchange protocol for industrial networks in the 1980s and standardized as ISO 9506.

In theory, you can map IEC 61850 to any protocol. However, it can become unwieldy and quite complicated to map objects and services to a protocol that only provides access to simple data points via registers or index numbers. MMS supports complex named objects and flexible services that enable mapping to IEC 61850 in a straightforward manner. This was why the UCA users group used MMS for UCA from the start, and why the IEC chose to keep it for IEC 61850. MMS associations are discussed within IEC61850-8-1, clause 10 of the edition 1 standard.

If MMS authentication is enabled, the device will authenticate each MMS association by requiring the client to provide the password authentication parameter with a value that is equal to the 2AC password of the relay.

- If the correct password authentication parameter value is not received, the device will return a not authenticated error code. If a user attempts to log into the relay with three consecutive invalid login attempts within a 1-minute period, the relay will disable login requests for 30 seconds and pulse the SALARM and BADPASS Relay Word bits.
- If the correct password authentication parameter value is received, the device will provide a successful association response. The device will allow access to all supported MMS services for that association.

Control

IEC 61850 Controls

An IEC 61850 server may allow a client to manipulate data related to its outputs, external devices, or internal functions. This is accomplished by the IEC 61850 control model, which provides services to execute control commands. The control models are defined in IEC 61850-7-2 and the mapping to the MMS application protocol is defined in IEC 61850-8-1. The former describes control functionality while the latter maps the IEC 61850 control primitives to MMS.

SEL-400 series relays support four different control models:

- Status Only
- Direct with Normal Security
- Direct with Enhanced Security
- SBO with Enhanced Security

SEL-400 series relays support the previous control models for SPC, DPC, and ENC controllable CDCs as defined in IEC 61850-8-1:2004. Other controllable CDCs defined in the standard are either unsupported or must be configured with the status-only control model. Supported CDCs include remote bits RBGGIO*n* in the CON Logical Device (LD), and breaker and disconnect switch controls *xx*XCBR*nn* and *xx*XSWI*nn* in the PRO LD. ENC is used to control the IEC 61850 Mode/Behavior. One control model must be selected during initial IED configuration in Architect and is applied throughout the CID file. This control model will apply to all controls in the IED.

Direct Control Models

The “Direct” control models provide the simplest means to initiate actions on the server. In these models, the client issues a control request via MMS, the server validates the request. Once validated, the server attempts to act upon the request. Note that if multiple clients are trying to perform control actions, the server will do nothing to prevent this.

SBO Control Model

The SBO control model supports the Select or SelectWithValue Service and can be used to prevent multiple clients from performing simultaneous control actions. In this mode, a client has to "reserve" the control object by sending a "select" control command. Once an object is selected, only the client that made the selection is allowed to perform control actions on it. If that client does not send a valid operate request for the object by the time the ten-second selection timer runs out, the object becomes available for selection again. The relay will support as many as ten pending control object selections at any time.

NOTE: When an IED is configured with the SBO with Enhanced Security control model, the sboTimeout attribute of the controllable CDCs in the CID file is set to ten seconds. This time-out is not configurable via Architect.

The attribute stSeld (selected status) of the controllable CDC is set to TRUE when a client successfully selects the control object. The attribute is reset to FALSE when either the control (operate) command is successfully executed, an error occurs, or no operate command is received within the select time-out period. The stSeld attribute may trigger a report just like any data attribute with trigger option.

Security in Control Models

"Security" in the control model context refers to additional supervision of the status value by the control object. The "enhanced security" models report additional error information on failed operations to the requesting client than the models with "normal security". Enhanced security control models also provide a command termination report indicating if the control actually reached the new state as commanded within a configurable time-out period.

NOTE: The maximum time required for a control operation to be completed should be less than the configured time-out period to avoid erroneous command termination reports indicating failure.

The time-out period between the execution of a control and the generation of a command termination report indicating failure has a default value of 1 s and is configurable via the CID file. This time-out is not configurable via Architect.

Optional Control Configurations

SEL-400 series relays do not support (by default) the pulse configuration option specified in Clause 6.7 of IEC 61850-7-3. However, control objects may be configured to be pulsed by direct modification of the CID file of the device.

SEL-400 series relays do not support the concept of local/remote control authority defined in Annex B of IEC 61850-7-4:2010. However, a similar behavior can be achieved by associating some variable device data with the appropriate originator categories (orCats) by direct modification of the CID file of the device.

Contact the factory if any of these features is necessary for your application.

Control Requests

IEC 61850 control services are implemented by reading and writing to pseudo-variables in the relay in response to MMS requests. Similar to how client requests are generated and mapped to MMS read or write service requests, server actions are also mapped to internal commands, read and write actions and MMS information report messages. In the case of an unsuccessful control request, the relay will send the appropriate response PDU indicating that there was a problem and an MMS information report that contains more detailed information about the problem that occurred.

When writing controls, the client must select and write the entire Oper, SBOw or Cancel structure to the relay. See *Figure 17.1* for the attributes of the CON Logical Device and ST and CO functional constraints (FC) of LN RBGGIO1 used for controls of RB01 through RB08.




Figure 17.1 MMS Client View of the CON Logical Device

Control Error Messages

If a control request results in an error condition, the relay will respond with an AddCause value in an MMS information report. See Clause 20.5.2.9 of IEC 61850-7-2 for additional information on the AddCause values.

SEL-400 series relays support the AddCause values in *Table 17.5* as part of the LastApplError information report.

Table 17.5 AddCause Descriptions (Sheet 1 of 2)

AddCause Enumeration	AddCause Description	Error Condition
0	Unknown	No other AddCause value defined within this section applies
2	Blocked-by-switching-hierarchy	Logical node is set to local mode, i.e., Loc.stVal = true
3	Select-failed	Originator category not allowed to issue control commands or SelectWithValue operation fails
4	Invalid-position	For controls with enhanced security, an AddCause of "Invalid-position" (4) will be sent if the control status changes to an unexpected value. If no control status change is detected after the operate time-out period, an AddCause of "Time-limit-over" (16) will be sent.
5	Position-reached	Control status is already at the desired state
6	Parameter-change-in-execution	Control object is already selected by the client, and 1. Logical node is set to local mode i.e., Loc.stVal = true, or 2. Originator category not allowed to issue control commands
8	Blocked-by-mode	Mode of logical device or node is not ON
12	Command-already-in-execution	Execution of a previous control is not completed

Table 17.5 AddCause Descriptions (Sheet 2 of 2)

AddCause Enumeration	AddCause Description	Error Condition
13	Blocked-by-health	Health of logical device or node is not OK
16	Time-limit-over	CommandTermination gives a negative response. (The control failed to reach its intended state prior to time-out.)
18	Object-not-selected	Cancel operation fails

Any AddCause value not specified above is not supported. Control CDC data attributes, which are associated with unsupported AddCause values and are not part of a control structure, will be accepted but ignored. For example, the attribute CmdBlk.stVal, which is associated with the AddCause value "blocked-by-command" and is not part of a SBOw, Oper, or Cancel structure, will be ignored.

Group Switch Via MMS

The Group Switch feature in IEC 61850 is primarily a convenience feature for users so that they can institute a settings group switch from an IEC 61850 client without having to revert to the command line or some other tool. However, this has great potential for integration with IEC 61850 SCADA systems, which would be able to control setting groups through IEC 61850 MMS.

The IEC 61850 specification outlines a method for switching the current settings group to another preconfigured settings group. The setting group control block, or SGCB, contains the SettingControl element that enables settings group control. An SEL-400 series CID file that supports group switch functionality will only contain one SGCB. The SGCB contains the number of settings groups in the relay and may also contain the current active setting group, ActSG. Note that if the CID file contains a value for ActSG, it will be ignored and the relay will use the actual active setting group value for ActSG at the time of CID file download.

When the IEC 61850 functions of the relay are enabled, the selectActiveSG service allows an MMS client to request that the relay change the active setting group. The MMS client can request a group switch by writing a valid setting group number to ActSG. The relay updates the ActSG value under the following conditions:

- The value written to ActSG is valid and not the current active group
- There is no group switch in progress
- The setting of the active group was successful.

Note that if the value written to ActSG is the same as the current group, the relay will not attempt to switch settings groups. Please refer to *Multiple Setting Groups on page 12.4* for more information on group settings.

File Services

The Ethernet file system allows reading or writing data as files. The file system supports FTP and MMS file transfer. The file system provides:

- A means for the device to transfer data as files.
- A hierarchal file structure for the device data.

The relay supports MMS file transfer with or without authentication. Note that the MMS File Transfer service will still be supported even if the relay contains an invalid CID file. The service is intended to support:

- Settings file download and upload
- CID file download and upload
- Event report retrieval

MMS File Services are enabled or disabled via Port 5 settings, EMMSFS. Permissions for the Access Level 2 apply to MMS File Services requests. All files and directories that are available at the Access Level 2 via any supported file transfer mechanism (FTP, file read/write, etc.) are also available for transfer via MMS File Services.

SCL Files

Substation Configuration Language (SCL) is an XML-based configuration language used to support the exchange of database configuration data between different tools, which may come from different manufacturers. There are four types of SCL files:

- IED Capability Description file (.ICD)
- System Specification Description (.SSD) file
- Substation Configuration Description file (.SCD)
- Configured IED Description file (.CID)

The ICD file describes the capabilities of an IED, including information on LN and GOOSE support. The SSD file describes the single-line diagram of the substation and the required LNs. The SCD file contains information on all IEDs, communications configuration data, and a substation description. The CID file, of which there may be several, describes a single instantiated IED within the project, and includes address information.

Reports

The relay supports buffered and unbuffered report control blocks in the report model as defined in IEC 61850-8-1:2011. The predefined reports shown in *Figure 17.2* are available by default via IEC 61850.

Reports

Type	Name	ID	Dataset	Description
Buffered	BRep01	BRep01	BRDSet01	Predefined Buffered Report 01
Buffered	BRep02	BRep02	BRDSet02	Predefined Buffered Report 02
Buffered	BRep03	BRep03	BRDSet03	Predefined Buffered Report 03
Buffered	BRep04	BRep04	BRDSet04	Predefined Buffered Report 04
Buffered	BRep05	BRep05	BRDSet05	Predefined Buffered Report 05
Buffered	BRep06	BRep06	BRDSet06	Predefined Buffered Report 06
Buffered	BRep07	BRep07	BRDSet07	Predefined Buffered Report 07
Unbuffered	URep01	URep01	URDSet01	Predefined Unbuffered Report 01
Unbuffered	URep02	URep02	URDSet02	Predefined Unbuffered Report 02
Unbuffered	URep03	URep03	URDSet03	Predefined Unbuffered Report 03
Unbuffered	URep04	URep04	URDSet04	Predefined Unbuffered Report 04
Unbuffered	URep05	URep05	URDSet05	Predefined Unbuffered Report 05
Unbuffered	URep06	URep06	URDSet06	Predefined Unbuffered Report 06
Unbuffered	URep07	URep07	URDSet07	Predefined Unbuffered Report 07

Figure 17.2 Relay Predefined Reports

There are 14 report control blocks (7 each of buffered and unbuffered reports). For each report control block, there can be just one client association, i.e., only one client can be associated to a report control block (BRCB or URCB) at any given time. The number of reports (14) and the type of reports (buffered or unbuffered) cannot be changed. However, by using Architect, you can reallocate data within each report data set to present different data attributes for each report beyond the predefined data sets.

For buffered reports, connected clients may edit the report parameters shown in *Table 17.6*.

Table 17.6 Buffered Report Control Block Client Access

RCB Attribute	User Changeable (Report Disabled)	User Changeable (Report Enabled)	Default Values
RptID	YES		BRep01–BRep07
RptEna	YES	YES	FALSE
OptFlds	YES		seqNum
			timeStamp
			dataSet
			reasonCode
			entryID
BufTm	YES		500
TrgOps	YES		dchg
			qchg
			period
IntgPd	YES		0
GI	YES[a, b]	YES[a]	0
PurgeBuf	YES[a]		FALSE
EntryId	YES		0

[a] Exhibits a pulse behavior. Write a one to issue the command. Once command is accepted will return to zero. Always read as zero.

[b] When disabled, a GI will be processed and the report buffered if a buffer has been previously established. Buffered reports begin buffering at startup.

Similarly, for unbuffered reports, connected clients may edit the report parameters shown in *Table 17.7*.

Table 17.7 Unbuffered Report Control Block Client Access

RCB Attribute	User Changeable (Report Disabled)	User Changeable (Report Enabled)	Default Values
RptID	YES		URep01–URep07
RptEna	YES	YES	FALSE
Resv	YES		FALSE
OptFlds	YES		seqNum
			timeStamp
			dataSet
			reasonCode
BufTm	YES		250
TrgOps	YES		dchg
			qchg
			period
IntgPd	YES		0
GI		YES[a]	FALSE

[a] Exhibits a pulse behavior. Write a one to issue the command. Once command is accepted will return to zero. Always read as zero.

For buffered reports, only one client can enable the RptEna attribute of the BRCB at a time resulting in a client association for that BRCB. Once enabled, the associated client has exclusive access to the BRCB until the connection is closed or the client disables the RptEna attribute. Once enabled, all unassociated clients have read-only access to the BRCB.

For unbuffered reports, as many as seven clients can enable the RptEna attribute of an URCB at a time resulting in multiple client associations for that URCB. Once enabled, each client has independent access to a copy of that URCB.

The Resv attribute is writable, however, the relay does not support reservations. Writing any field of the URCB causes the client to obtain their own copy of the URCB-in essence, acquiring a reservation.

Reports are serviced at a 2 Hz rate. The client can set the IntgPd to any value with a resolution of 1 ms. However, the integrity report is only sent when the period has been detected as having expired. The report service rate of 2 Hz results in a report being sent within 500 ms of expiration of the IntgPd. The new IntgPd will begin at the time that the current report is serviced.

Data Sets

IEC 61850 data sets are lists of references to DataObject attributes for the purpose of efficient observation and transmission of data. Architect ICD files come with predefined data sets that can be used to transfer data via GOOSE messages, SV messages, or MMS reports.

- GOOSE: You can use predefined or edited data sets, or create new data sets for outgoing GOOSE transmission.
- SV: Four predefined data sets are provided. Each data set includes three phase currents and the neutral current as well as three phase voltages and the neutral voltage.

➤ Reports: Fourteen predefined data sets (BRDSet01–BRDSet07 and URDSet01–URDSet07) correspond to the default seven buffered and seven unbuffered reports. Note that you cannot change the number (14) of each type of report (buffered or unbuffered) within Architect. However, you can alter the data attributes that a data set contains or even create new data sets, and so define what data an IEC 61850 client receives with a report.

Supplemental Software Support

Examine the data structure and values of the supported IEC 61850 LNs with an MMS browser such as MMS Object Explorer and AX-S4 61850 from Sisco, Inc.

The settings needed to browse the relay with an MMS browser are shown below.

OSI-PSEL (Presentation Selector)	00000001
OSI-SSEL (Session Selector)	0001
OSI-TSEL (Transport Selector)	0001

Time Stamps and Quality

In addition to the various data values, the two attributes quality and t (time stamp) are available at any time. The time stamp is determined when data or quality change is detected. A change in the quality attribute can also be used to issue an internal event.

The time stamp is applied to all data and quality attributes (Boolean, Bstrings, Analogs, etc.) in the same fashion when a data or quality change is detected. However, there is a difference in how the change is detected between the different attribute types. For points in a data set that are also listed in the SER, the change is detected by the SER process. For all other Booleans or Bstrings, the change is detected via the scanner, which compares the last state against the previous state to detect the change. For analogs, the scanner looks at the amount of change relative to the deadband configured for the point to indicate a change and apply the time stamp. In all cases, these timestamps are used for the reporting model.

LN data attributes listed in the SER will have SER timestamps of 1 ms accuracy for data change events. All other LN data attributes are scanned on a 1/2-second interval for data change and have 1/2-second time stamp accuracy.

The relay uses GOOSE quality attributes to indicate the quality of the data in its transmitted GOOSE messages. Under normal conditions, all attributes are zero, indicating good quality data. *Figure 17.3* shows the GOOSE quality attributes available to devices that subscribe to GOOSE messages from relay data sets that contain them. Internal status indicators provide the information necessary for the device to set these attributes. For example, if the device becomes disabled, as shown via status indications (e.g., an internal self-test failure), the relay will set the Validity attribute to INVALID and the Failure attribute to TRUE. Note that the relay does not set any of the other quality attributes. These attributes will always indicate FALSE (0). See the Architect help for additional information on GOOSE Quality attributes.




Figure 17.3 GOOSE Quality Attributes

GOOSE

The Generic Object Oriented Substation Event (GOOSE) object within IEC 61850 is for high-speed control messaging. IEC 61850 GOOSE automatically broadcasts messages containing status, controls, and measured values onto the network for use by other devices. IEC 61850 GOOSE sends the message several times, increasing the likelihood that other devices receive the messages.

IEC 61850 GOOSE objects can quickly and conveniently transfer status, controls, and measured values between peers on an IEC 61850 network. Configure SEL devices to respond to GOOSE messages from other network devices with Architect. Also, configure outgoing GOOSE messages for SEL devices in Architect. See the Architect help for more information.

Each IEC 61850 GOOSE sender includes a text identification string (GOOSE Control Block Reference) in each outgoing message and an Ethernet multicast group address. Devices that receive GOOSE messages use the text identification and multicast group to identify and filter incoming GOOSE messages.

Virtual bits (VB001–VB256) are control inputs that you can map to values from incoming GOOSE messages by using the Architect software. See the VB*nnn* bits in *Table 17.20*, *Table 17.21*, and *Table 17.22* for details on which logical nodes and names are used for these bits. This information can be useful when searching through device data with MMS browsers. If you intend to use any relay Virtual bits for controls, you must create SELOGIC equations to define these operations. The relay is capable of receiving and sending analog values via peer-to-peer GOOSE messages. Remote analogs (RA001–RA256) are analog inputs that you can map to values from incoming GOOSE messages. Remote analog outputs (RAO01–RAO64) can be used to transmit analog values via GOOSE messages. You must create SELOGIC control equations to assign internal relay values to RAO points to transmit them via GOOSE.

GOOSE Processing

SEL devices support GOOSE processing as defined by IEC 61850-7-1:2011(E), IEC 61850-7-2:2010(E), and IEC 61850-8-1:2011(E) via the installed Ethernet port.

Outgoing GOOSE messages are processed in accordance with the following constraints.

- The user can define as many as eight data sets for outgoing GOOSE messages consisting of any data attribute (DA) from any logical node. A single DA can be mapped to one or more outgoing GOOSE data sets, or one or more times within the same outgoing GOOSE data set. A user can also map a single GOOSE data set to multiple GOOSE control blocks. The number of unique Boolean variables is limited to a combined total of 512 digital bits across all eight outgoing messages.
- High-speed GOOSE messaging (as defined under GOOSE Performance) is available for GOOSE messages that contain either all Boolean data or a combination of Boolean data and remote analog output (RAO01–RAO64) data.
- The relay will transmit all configured GOOSE immediately upon successful initialization. If a GOOSE message is not retriggered, then following the initial transmission, the relay shall retransmit that GOOSE based on the Min. Time and Max. Time configured for that GOOSE message. The first transmission shall occur immediately upon triggering of an element within the GOOSE data set. The second transmission shall occur Min. Time later. The third shall occur Min. Time after the second. The fourth shall occur twice Min. Time after the third. All subsequent transmissions shall occur at the Max Time interval. For example, a message with a Min. Time of 4 ms and Max. Time of 1000 ms, will be transmitted upon triggering, then retransmitted at intervals of 4 ms, 4 ms, 8 ms, and then at 1000 ms indefinitely or until another change triggers a new GOOSE message (See IEC 61850-8-1, Sec. 18.1).
- Each outgoing GOOSE includes communications parameters (VLAN, Priority, and Multicast Address) and is transmitted entirely in a single network frame.
- The relay will maintain the configuration of outgoing GOOSE through a power cycle and device reset.

Incoming GOOSE messages are processed in accordance with the following constraints.

- The user can configure the relay to subscribe to as many as 128 incoming GOOSE messages.
- Control bits in the relay get data from incoming GOOSE messages which are mapped to Virtual Bits (VB*nnn*). Virtual bits are volatile and are reset to zero when a new CID file is loaded, the device is restarted, or they are overwritten by data from a subscribed GOOSE message.
- The relay recognizes incoming GOOSE messages as valid based on the following content:
  - Source broadcast MAC address
  - Data Set Reference*

NOTE: Options marked with * are configurable via tools such as Architect. The relay, by default, checks against this parameter.

Any GOOSE message that fails these checks shall be rejected. You can find the default quality check in the quality mask in Architect. See *Figure 17.12* for an example.

- Application ID*
- GOOSE Control Reference*
- Configuration Revision*
- Needs Commissioning*
- Quality Test*

- Every received and validated GOOSE message that indicates a data change, by an incremented status number, is evaluated as follows:
  - Data within the received GOOSE data set that are mapped to host data bits are identified.
  - Mapped bits are compared against a local version of the available host data bits.
  - If the state of the received bits is different than the local version:
    - Update the local version with the new state for that bit.
    - Pass the new state for the bit to the relay.
- Reject all DA contained in an incoming GOOSE based on the presence of the following error indications created by inspection of the received GOOSE:
  - Configuration Mismatch: The configuration number of the incoming GOOSE changes.
  - Needs Commissioning: This Boolean parameter of the incoming GOOSE is true.
  - Test Mode: This Boolean parameter of the incoming GOOSE is true.
  - Decode Error: The format of the incoming GOOSE is not as configured.
- The relay will discard incoming GOOSE under the following conditions:
  - After a permanent (latching) self-test failure
  - When EGSE is set to No

Link-layer priority tagging and virtual LAN is supported as described in Annex C of IEC 61850-8-1:2011.

GOOSE Performance

For outgoing high-speed data (as identified under GOOSE Processing), transmission of GOOSE begins within 2 ms of transition of digital data within the relay. Note that you can include RAO points in outgoing GOOSE for high-speed transmission. Only the transition of a digital point will trigger the transmission within 2 ms. For all other data contained in outgoing GOOSE, transmission of GOOSE begins within 500 ms of transition of data within the relay. Appropriate control commands are issued to the relay within 2 ms of a GOOSE reception.

Sampled Values

NOTE: Not all SEL-400 series products support SV.

IEC 61850 9-2, also known as Sampled Values (SV), describes a service that brings digital samples of analog signals from the substation yard to the control house. Multiple components are essential to successful implementation of such a service. SV publishers, also known as merging units, locally sample and convert

analog signals to digital time-stamped samples. They then publish these samples with minimum delays via an Ethernet connection. Ethernet connections are established between SV publishers and SV subscribers for transmitting SV samples and GOOSE messages. This network is also called the process bus network. The information exchange between the SV publisher and the SV-subscribing relays is based on a publisher/subscriber mechanism that is similar to GOOSE messaging. The SV subscribing relay receives the time-stamped SV messages and checks the timeliness of the samples. Messages are buffered and then used by the relays.

To promote interoperability and fast deployment of SV, UCA International Users Group released "Implementation Guideline for Digital Interface to Instrument Transformers Using IEC 61850-9-2" and described a subset of IEC 61850-9-2, also known as UCA 61850 9-2LE or simply 9-2LE. The SEL-400 series SV products are compliant with the 9-2LE guideline, also known as the 9-2LE profile in this manual.

You can configure the SEL-400 series SV products via Architect or by using Port 5 settings. See *IEC 61850 Configuration on page 17.33* for more information on SV product configuration.

SV Processing

SV Publication

An SV publisher is an interface to the non-conventional instrument transformers (NCIT) and traditional instrument transformers. When an SV publisher is connected to a traditional instrument transformer, it is also called a standalone merging unit. The SV publisher samples the analog data at 8 kHz and downsamples to 4.8 kHz/4.0 kHz when the nominal frequency is 60 Hz/50 Hz. A time stamp representation, known as smpCnt, is encoded with each published SV message. Given the sampling rate and the need to maintain the time coherence of samples from multiple merging units, merging units must be time-synchronized to high-accuracy time source. See *Section 11: Time and Date Management* for time-synchronization methods. The difference between the time encoded by the smpCnt in an SV message and the time that the message is published at the Ethernet interface is the merging unit processing delay. This delay and the transmitting delay over a process bus network is the total network delay. See *SV Network Delays on page 17.20* for more about network delay.

SV Data Set

SEL SV publishers can transmit multiple SV data streams. Each SV message includes four currents and four voltages. For example, the SEL-401 Protection, Automation, and Control Merging Unit has inputs for 12 analog measurements (6 currents and 6 voltages). This means that the merging unit function requires at least two streams to send all available voltage/current inputs. Merging units support as many as seven output streams, allowing unmatched flexibility with measurement channel assignment and precise routing of duplicate streams.

Primary/Secondary Scale Factor

The analog measurements inside SV messages represent the primary side of the instrument transformer. When connecting a standalone merging unit to a conventional transformer, a scale factor should be applied such that the measured secondary quantity is scaled to primary values. For example, if the SEL-401 IW

terminal is connected to an ANSI C600 1200/5 CT, the merging unit CT ratio CTRW should be set as 1200/5 = 240. Once CTRW is set, the measured secondary quantity on IW is scaled by CTRW before it is transmitted.

Time Synchronization

SmpCnt is a representation of the time stamp, which is encoded in each SV message. If SV messages from multiple merging units are used for an application, the smpCnt from these merging units must represent the same time instance to correctly align the data. High-accuracy time synchronization is critical. SEL-400 series relays can be synchronized with high-quality IRIG-B or high-quality Precision Time Protocol (PTP). The quality of smpCnt at the time the sample was taken is indicated by the SmpSynch value included in each SV message. When a merging unit is not time synchronized to any time source, its sample time error is unknown. Without time synchronization, the relay sets the smpSynch to 0. When the merging unit is synchronized to a high-quality local time source (TLOCAL = 1), the smpSynch is set to 1. When the merging unit is synchronized to a high-quality global time source (TGLOBAL = 1), the smpSynch is set to 2. TLOCAL and TGLOBAL are indicators of the time-synchronization source. See *Section 11: Time and Date Management* for information about TLOCAL and TGLOBAL.

SEL merging units use the information in *Table 17.8* and *Table 17.9* to determine the quality of sample timing and the smpSynch values. See *Table 17.8* and *Table 17.9* for smpSynch values.

When high-quality IRIG-B is the current time source (CUR_SRC = BNC_IRIG or CUR_SRC = SER_IRIG):

Table 17.8 Mechanism of Determining smpSynch Values With an IRIG-B Time Source

Time Synchronization Status	smpSynch Value
TGLOBAL = 1	2
TLOCAL = 1	1
TGLOBAL = 0 TLOCAL = 0	0

When high-quality PTP is the current time source (CUR_SRC = PTP):

Table 17.9 Mechanism of Determining smpSynch Values With a PTP Time Source

Profile	MU Sync State	smpSynch Value
Power System or Default Profile	TGLOBAL = 1	2
Power System Profile	TLOCAL = 1	GMID[a]
Default Profile	TLOCAL = 1	1
Power System or Default Profile	TGLOBAL = 0 TLOCAL = 0	0

[a] Grand Master ID

SV Subscription

An SEL SV relay can receive one or more SV streams from one or more merging units. SEL SV relays only support receiving 9-2LE-compliant SV messages. Once messages are received, samples are buffered to ensure that samples used to calculate protection elements are from the same time. The SV message attribute,

smpCnt, is used to check and align samples. SV messages can be published at different frequencies based on the nominal frequency. The SEL SV relay nominal frequency setting must match the merging unit nominal frequency.

Primary/Secondary Scale Factor

SV messages provide current and voltage measurements in terms of the primary side of the instrument transformers. SEL SV relay protection calculations are based on traditional secondary quantities. Thus, the received digital samples must be scaled to the secondary properly. For example, if the SV stream comes from a merging unit that is connected to a 1200/5 CT, the SEL SV relay CT ratio settings should be 240.

Current Summation

NOTE: Use caution when externally summing CT currents for differential protection. Because the resulting restraint current can be lower than expected, this can have implications for protection security.

To provide a similar function to sum currents by connecting copper wires together, SEL-400 series relays provide current summation via SV subscriptions. You can map as many as three SV current channels (UCA 9-2LE-compliant) to the same SV subscriber relay analog channel. You can enable this function by clearing **Hide current summation rows** in Architect in the **SV Receive** tab.

Example 17.1 Current Summation Via SV Subscription

In this example, a transmission line connects to a line reactor. The line current is the sum of the two breaker currents minus the reactor current. Merging unit Bay1MU #1 current transformer logical nodes TCTR1 and TCTR2 are both mapped to Terminal W on the SEL-421-7 Protection, Automation, and Control System With Sampled Values. SEL-421-7 Current Channel IAW has current measurements summed from Bay1MU #1...TCTR1.Amp.instMag.i and Bay1MU #1...TCTR2.Amp.instMag.i. The reactor current published from Bay1MU #2 is mapped to Terminal X on the SEL-421-7. The Terminal W and Terminal X currents are then combined by setting LINEI := COMB in Global settings.




Figure 17.4 Example Current Summation

The corresponding configuration is shown in *Figure 17.5*

Example 17.1 Current Summation Via SV Subscription (Continued)




Figure 17.5 Example Current-Summation Configuration

SV Network Delays

The SV merging unit and process bus network act as the remote data acquisition system for an SV relay. There are time delays introduced by this remote data acquisition system. The delays of an SV stream include the merging unit processing delay and the process bus network delay. The sum of these is called the network delay. SEL SV relays measure and report this network delay. The measured network delay for each SV subscription is stored as an analog quantity and reported via the **COM SV** ASCII command. See *Section 9: ASCII Command Reference* in the product-specific instruction manual for more detailed information.

SEL SV relays buffer samples, and the buffer length is controlled by the CH_DLY setting. Set the CH_DLY setting to the following value:

$$CH_DLY = MAX(SVND\mathit{mm}) + (N + 1) \bullet (\text{Sample Period})$$

Equation 17.1

where:

MAX(SVND*mm*) is the maximum network delay out of all received streams

N is the number of lost packets you want the relay to ride through by interpolating data

N = 3 is a good choice for typical applications because it allows the relay to ride through a loss of three packets. The allowable range for N is 1–3. The CH_DLY setting is specified in milliseconds (ms), and the SVND*mm* value is reported in milliseconds (ms), both in the **COM SV** command response and as a user-acces-

sible analog quantity. Convert the last part of the channel delay equation to milliseconds by treating a sample period as 0.2083 ms for a 60 Hz system, or 0.25 ms for a 50 Hz system.

SEL SV relays wait to start resampling until samples arrive for the configured CH_DLY. This design also provides a consistent delay (CH_DLY) to protection and control operations, which overcomes the non-deterministic delays caused by the Ethernet process bus network.

If SV messages of the first SV subscription, which is listed first in the **COM SV** command response, are delayed by more than CH_DLY, they are considered lost. If less than three consecutive messages are delayed or missing, the SEL SV relay interpolates for these delayed or lost messages. If more than three samples are delayed or missing, the SEL relay ASCII command **COM SV** reports `SV STREAM LOST` for this scenario.

The protection and control operation times are delayed by the configured CH_DLY. Use caution when setting the relay coordination times to account for this added delay.

Coupled Clocks Mode

SEL recommends configuring a high-quality time source for the SV relays. Depending on the time-synchronization status, an SEL SV relay operates in one of two modes: the freewheeling mode and the coupled clock mode. SEL SV subscribers use the same logic as SEL SV publishers to determine a local smpSynch based on its time-synchronization status. When the incoming smpSynch of the first SV subscription is non-zero and matches the local smpSynch, the relay operates in coupled clocks mode and SVCC asserts. When operating in coupled clocks mode, the relay can calculate the network delay for incoming SV streams. These delays are stored in analog quantities SVND*mm* where *mm* is the subscription number. The delays are also reported in the **COM SV** command response. When operating in the freewheeling mode, the SV relay will not provide the network delay statistics.

Subscription Reference Stream

SEL SV relays store the smpSynch of each subscribed SV stream in analog quantities SV*mm*SNC, where *mm* is the subscription number. If a CID file is used, the first subscription stream in the CID file is used as the smpSynch reference. If the Port 5 SV setting is used, the subscription with the subscribed MAC address set by SVRADR1 is the first subscription and is used as the smpSynch reference. In coupled clock mode, any subsequent streams that do not have the same smpSynch as the time reference are discarded. If the relay stops receiving data for the first subscription stream, the last smpSynch value received from the first subscription stream continues to remain as the time reference. If the smpSynch value of the first subscription stream is zero, only the first subscription stream is accepted. If the relay operates in freewheeling mode, only the first subscription stream is accepted.

Station Bus and Process Bus

NOTE: The MERGED BUSMODE is not recommended for long-term operations, as the large amount of process bus traffic can adversely affect station bus functions when the buses are combined.

The SEL SV publishers and subscribers allow flexible station bus and process bus configurations. If BUSMODE := INDEPEND, station bus traffic (typically MMS and GOOSE) will only be transmitted out on the station bus ports, and process bus traffic (typically SV and GOOSE) will only be transmitted on process bus ports. If BUSMODE := MERGED, all communications use Port 5A and Port

5B, with process bus and station bus traffic merged on the same physical network, and the process bus ports are disabled. The designation of station bus and process bus is controlled by NETPORT settings. The station bus port is the same as the primary port, as specified by NETPORT settings. If NETPORT := A or NETPORT := B, then Port 5A and Port 5B are used for station bus communication and Port 5C and Port 5D are used for process bus communication. If NETPORT := C or NETPORT := D, then Port 5C and Port 5D are used for station bus communication and Port 5A and Port 5B are used for process bus communication. IEEE 1588-based time synchronization is only available on Port 5A and Port 5B. If you want PTP time synchronization on the process bus, use Port 5A and Port 5B for process-bus communications. *Figure 17.6* shows some common network configurations, including the NETPORT and BUSMODE settings used.

Figure 17.6 shows an independent bus mode network schematic with PTP time synchronization on the process bus. In this schematic, the merging unit has settings BUSMODE := INDEPEND and NETPORT := C.




Figure 17.6 Independent Bus Mode With PTP Time Synchronization on the Process Bus

Figure 17.7 shows an independent bus mode network schematic with PTP time synchronization on the station bus. In this schematic, the merging unit has settings BUSMODE := INDEPEND and NETPORT := A.




Figure 17.7 Independent Bus Mode With PTP Time Synchronization on the Station Bus

Figure 17.8 shows an independent bus mode network schematic with local IRIG time source. In this schematic, the merging unit has settings BUSMODE := INDEPEND and NETPORT := A.




Figure 17.8 Independent Bus Mode With IRIG Time Synchronization

Figure 17.9 shows a merged bus mode network schematic with PTP time synchronization. Process bus and station bus traffic are all processed in Port A. In this schematic, the merging unit has settings BUSMODE := MERGED and NETPORT := A.




Figure 17.9 Merged Bus Mode With PTP Time Synchronization

GOOSE and SV Messaging

SEL-400 series relays publish and subscribe GOOSE messages on both the station bus and the process bus ports. GOOSE subscription error out of sequence may be reported if GOOSE messages from station bus and process bus are not isolated properly via network management. For example, *Figure 17.10* shows an SEL merging unit publishing two GOOSE messages from the station bus and process bus. Without proper GOOSE messages routing on the Ethernet switch, the SV relay receives GOOSE messages #1 and #2 from the process bus and the station bus, and out-of-sequence error is reported for GOOSE messages #1 and #2 subscriptions. Proper management and segregation of GOOSE messages from the station bus and the process resolves this. For example, if GOOSE message #1 is designed for the process bus only, engineers can configure the station bus Ethernet switch to only forward GOOSE message #2 and the process bus Ethernet switch to only forward GOOSE message #1 via VLAN management.

SEL recommends using an SEL software-defined network (SDN) Ethernet switch to engineer each Ethernet traffic flow. Engineers can plan the network path for process bus GOOSE messages to flow through the process bus SDN switch only and discard the station bus GOOSE messages.




Figure 17.10 Use Ethernet Switch to Engineer Network Path for GOOSE Messages.

IEC 61850 Simulation Mode

NOTE: SV Simulation is only applicable in IEDs with SV subscription capability.

SEL-400 series relays (including the SEL-401) can be configured to operate in simulation mode. In this mode, the SEL-400 series relays continue to process normal SV or GOOSE messages until a simulated SV or GOOSE message is received for a subscription. Once a simulated SV or GOOSE message is received, only simulated SV or GOOSE messages are processed for that subscription. The simulated mode only terminates when LPHDSIM is returned to FALSE. When the relay is not in the simulation mode, only normal SV messages are processed for all subscriptions.

A user can place the SEL-400 series relays in SV simulation mode by setting LPHDSIM (CFG.LLN0.Sim.stVal) to true via MMS messaging.

IEC 61850 Mode/Behavior

NOTE: IEC 61850 Mode/Behavior is only available in IEDs with IEC 61850 Edition 2 support.

The IEC 61850-7-4:2010 standard defines behaviors of different modes to facilitate testing. SEL-400 series relays support the following modes:

- On
- Blocked
- Test
- Test/Blocked
- Off

IEC 61850 Behavior is jointly determined by the logical device mode and its logical node mode according to the IEC 61850 standard. For SEL-400 series relays, the selected IEC 61850 Mode/Behavior applies to the entire IED, including all its logical devices and all logical nodes. The behavior of the IED is always the same as the selected mode.

Table 17.10 describes the available services based on the mode/behavior of the IED.

Table 17.10 IEC 61850 Services Available Based on Mode/Behavior

Mode	MMS	GOOSE Publication and Subscription	SV Publication and Subscription
On	Available	Available	Available
Blocked	Available	Available	Available
Test	Available	Available	Available
Test/Blocked	Available	Available	Available
Off	No services[a]	Publication[b]	Publication[b]

[a] All MMS control requests to change the mode with Test = false will be processed.
[b] GOOSE and SV publication in mode Off are disabled if EOFFMTX = N.

The analog quantity I850MOD is an enumerated number that corresponds to mode and behavior as shown in *Table 17.11*.

Table 17.11 Analog Quantity I850MOD Status Based on the Selected IEC 61850 Mode/Behavior

I850MOD	IEC 61850 Mode/Behavior
1	On
2	Blocked
3	Test
4	Test/Blocked
5	Off
0	Not Supported

Mode/Behavior Control

Enable Mode/Behavior Control

IEC 61850 Mode/Behavior, by default, is disabled on SEL-400 series relays. To enable IEC 61850 Mode/Behavior, you must set Port 5 setting E61850 to **Y**. To enable IEC 61850 Mode/Behavior control, you must set port setting E850MBC to **Y** and the CID file setting controllableModeSupported to **True**. You can set the controllableModeSupported setting by selecting **Enable control of IEC 61850 Mode/Behavior** when adding an IED into an Architect project, as shown in *Figure 17.11*.




Figure 17.11 Set controllableModeSupported = True

Enhanced Secure Mode Control

Relay setting E850MBC and CID file setting controllableModeSupported provide security to prevent accidental switching into an unplanned IEC 61850 Mode/Behavior during normal operations. For example, following IED testing, a technician can disable unplanned switching of IEC 61850 Mode/Behavior by setting E850MBC to N after switching the relay back to On mode.

Change Mode Via MMS or SELOGIC

If IEC 61850 Mode/Behavior is set as controllable, you can control the IEC 61850 Mode/Behavior via MMS writes to the LLN0 logical node mode data object (Mod.ctlVal) in logical device CFG. Note that Mod.ctVal in other logical devices does not accept MMS writes.

Write Values to Mod.ctVal in Logical Device CFG	Selected IEC 61850 Mode/Behavior
1	On
2	Blocked
3	Test
4	Test/Blocked
5	Off

You can also control IEC 61850 Mode/Behavior through use of the **SET L** command with protection SELOGIC variables SC850TM and SC850BM on the left side of protection logic equations. These variables are the SELOGIC controls for the Test mode and the Blocked mode, respectively.

NOTE: The variables SC850TM and SC850BM are not protection settings.

SC850TM	SC850BM	Selected IEC 61850 Mode/Behavior
0	0	See Note[a]
1	0	Test
0	1	Blocked
1	1	Test/Blocked
See Note[b]	See Note[b]	Off

[a] **Note:** The SELOGIC controls have higher priority than MMS clients in controlling the Test mode and Blocked mode. When SC850TM and SC850BM both evaluate to 0 (false), IEC 61850 Mode/Behavior control is available to MMS clients. If either SC850TM or SC850BM evaluates to 1 (true), SELOGIC determines the IEC 61850 Mode/Behavior of the IED regardless of MMS control values.

[b] **Note:** You cannot control Off mode by using SC850TM and SC850BM. When an MMS client causes the IED to be in Off mode, the SELOGIC controls are disabled and SC850TM and SC850BM are not evaluated.

Example 17.2 Change Mode Via SELOGIC (Sheet 1 of 2)

In this example, pushbuttons **PB1** and **PB2** control SC850TM. Pushbuttons **PB3** and **PB4** control SC850BM. If you press **PB1**, the relay enters Test mode. If you press **PB3**, the relay transitions from Test mode into Test/Blocked mode. Press **PB2** and **PB4** to reset Test mode and Blocked mode, respectively.

Example 17.2 Change Mode Via SELOGIC (Sheet 2 of 2)

```
=>>SHO L
Protection 1

1: PLT01S := PB1
2: PLT01R := PB2
3: SC850TM := PLT01
4: PLT02S := PB3
5: PLT02R := PB4
6: SC850BM := PLT02
```

You can read the current IEC 61850 Mode/Behavior through an MMS client or by using the **STA A** commands.

Mode Indications on HMI

If the Mode/Behavior is Test, Blocked, or Test/Blocked, the relay toggles the **Enabled** LED on the front panel approximately every half a second to alarm users that the relay is not in On mode. When the relay is placed in Off mode, the relay is disabled and the relay **Enabled** LED is solid red.

Incoming Messages Processing

IEC 61850 incoming data processing is jointly determined by quality validity, test, and operatorBlocked. SEL-400 series relays, by default, check if the quality operatorBlocked = False; if not, the relays treat the messages as invalid. You can disable the default check by changing the quality mask of GOOSE subscriptions. *Figure 17.12* illustrates the default quality check for GOOSE subscription on SEL-400 series relays.




Figure 17.12 Default Quality Check on GOOSE Subscription if Quality is Present

Relay Operation for Different IEC 61850 Modes/Behaviors

Refer to *Section 10: Testing, Troubleshooting, and Maintenance* for information on how to use the various modes in testing.

Mode: On

In On mode, the relay operates as normal; it reports IEC 61850 Mode/Behavior status as On and processes all inputs and outputs as normal. If the quality of the subscribed SV messages satisfies *Table 14.44*, the relay processes the received SV messages as valid. If the quality of the subscribed GOOSE messages satisfies the GOOSE processing (see *GOOSE Processing on page 17.15*), the relay processes the received GOOSE messages as valid.

NOTE: An IEC 61850 IED determines the processing of GOOSE messages based on the received quality of the GOOSE data and its current mode. If a GOOSE message does not contain quality information, the relay always processes it as valid. To use the IEC 61850 Mode/Behavior, SEL recommends including quality attributes in GOOSE messages.

Table 17.12 IEC 61850 Incoming Message Handling in On Mode

IEC 61850 Messages	Incoming Message With Quality Test Bit Set to False (0)	Incoming Message With Quality Test Bit Set to True (1)
MMS	Processed	Processed as invalid
GOOSE	Processed	Processed as invalid
SV[a]	Processed	Processed as invalid

[a] IEC SV subscribers only.

Table 17.13 IEC 61850 Outgoing Message Handling in On Mode

IEC 61850 Messages	Outgoing Message Quality Test Bit Status
MMS	False
GOOSE	False
SV[a]	False

[a] IEC SV publishers only.

Figure 17.13 illustrates the mode/behavior.




Figure 17.13 Relay Operations in On Mode

Mode: Blocked

The relay operates in Blocked mode similarly to how it operates in On mode, except that it does not operate any physical contact outputs in this mode. It does continue to operate control bits such as remote bits and output contact bits.

NOTE: In Blocked mode, the physical output contacts are frozen in the state they were in prior to entering Blocked mode.




Figure 17.14 Relay Operations in Blocked Mode

Mode: Test

In Test mode, the relay processes valid incoming test signals or normal messages and operates physical contact outputs if triggered. In this mode/behavior, outgoing MMS, GOOSE, and SV messages have the quality test bit set to True if the quality test bit is present. If the quality of the subscribed SV messages satisfies *Table 14.44* (regardless of whether the quality test bit is set to True or False), the relay processes the received SV messages as valid. If the quality of the subscribed GOOSE messages satisfies the user-defined quality type definition (regardless of whether the quality test bit is set to True or False—see *GOOSE Processing on page 17.15*), the relay processes the received GOOSE messages as valid.

NOTE: An IEC 61850 IED determines the processing of GOOSE messages based on the received quality of the GOOSE data and its current mode. If a GOOSE message does not contain quality information, the relay always processes it as valid. To use the IEC 61850 Mode/Behavior, SEL recommends including quality attributes in GOOSE messages.

Table 17.14 IEC 61850 Incoming Message Handling in Test Mode

IEC 61850 Messages	Incoming Message With Quality Test Bit Set to False (0)	Incoming Message With Quality Test Bit Set to True (1)
MMS	Not Processed	Processed
GOOSE	Processed	Processed
SV[a]	Processed	Processed

[a] IEC SV subscribers only.

Table 17.15 IEC 61850 Outgoing Message Handling in Test Mode

IEC 61850 Messages	Outgoing Message Quality Test Bit Status
MMS	True
GOOSE	True
SV[a]	True

[a] IEC SV publishers only.

Figure 17.15 illustrates the mode/behavior.




Figure 17.15 Relay Operations in Test Mode

Mode: Test/Blocked

In Test/Blocked mode (see *Section 10: Testing, Troubleshooting, and Maintenance*) for more information), the relay processes valid incoming test signals or normal messages but blocks any physical contact outputs from operating. In this mode/behavior, outgoing MMS, GOOSE, and SV messages have the quality test bit set to True if the quality test bit is present. If the quality of the subscribed SV messages satisfies *Table 14.44* (regardless of whether the quality test bit is set to True or False), the relay processes the received SV messages as valid. If the quality of the subscribed GOOSE messages satisfies the user-defined quality type definition (regardless of whether the quality test bit is set to True or False—see *GOOSE Processing on page 17.15*), the relay processes the received GOOSE messages as valid.

NOTE: An IEC 61850 IED determines the processing of GOOSE messages based on the received quality of the GOOSE data and its current mode. If a GOOSE message does not contain quality information, the relay always processes it as valid. To use the IEC 61850 Mode/Behavior, SEL recommends including quality attributes in GOOSE messages.

Figure 17.16 illustrates the mode/behavior.




Figure 17.16 Relay Operations in Test/Blocked Mode

Mode: Off

In Off mode, the relay no longer processes incoming GOOSE and SV messages. The relay processes MMS control requests to change the IEC 61850 Mode/Behavior if the quality Test bit is set to False. The relay is in a disabled state, and it no longer trips any physical contact outputs.

In this mode, the relay is in a disabled state. Relay Word bit EN is set to False. The device processes MMS control requests to change the active mode of IEC 61850 Mode/Behavior if the quality Test bit of the control is set to False.

If EOFFMTX is set to True, the relay continues to transmit SV messages and GOOSE messages with the quality test bit set to False (0) and the validity set to Invalid (01) if the quality is present in the messages. If EOFFMTX is set to False, the relay does not transmit GOOSE or SV messages in this mode. The relay also does not process any incoming GOOSE and SV messages.

Table 17.16 IEC 61850 Incoming Message Handling in Off Mode

IEC 61850 Messages	Incoming Message With Quality Test Bit Set to False (0)	Incoming Message With Quality Test Bit Set to True (1)
MMS	Relay Only Processes Messages to Control the Mode	Not Processed
GOOSE	Not Processed	Not Processed
SV	Not Processed	Not Processed

Table 17.17 IEC 61850 Outgoing Message Handling in Off Mode

IEC 61850 Messages	Outgoing Message Quality Validity Bit
MMS	Invalid
GOOSE	Invalid
SV	Invalid

Figure 17.17 illustrates the IEC 61850 Mode/Behavior.




Figure 17.17 Relay Operations in Off Mode

SEL TEST SV Mode

The SEL SV subscriber relay and the SEL SV publisher relay both support TEST SV mode. This mode is designed to validate SV communications during testing.

SEL SV Subscriber Relay

When the **TEST SV** command is executed on an SEL SV subscriber relay, it sets the Relay Word bit SVSTST to TRUE. In this mode, the relay accepts either TEST SV data (test bit of the quality attribute is TRUE) or normal SV data (test bit of the quality attribute is FALSE). If the relay receives TEST SV data, the warning code `QUALITY(TEST)` is used to indicate the subscription status. While in TEST SV mode, the relay processes the SV stream and exercises all associated protection logic.

If the SEL SV subscriber relay is not in TEST SV mode, SVSTST is set to FALSE and the relay only accepts SV data with a valid quality. If TEST SV data are received, messages are discarded and error code `INVALID QUAL` is used to indicate the subscription status.

SEL SV Publisher Relay

When the **TEST SV** command is executed on the SEL-421 or SEL-401 SV publisher relays, it sets the Relay Word bit SVPTST to TRUE. In this mode, the relay generates test signals on all configured SV streams. The test bit in the quality attribute is TRUE for all published SV messages. The published signals are scaled from secondary values (Magnitude in *Table 17.18*) to primary values in accordance with the CT and PT ratio setting as follows:

- CTRW is used for both IW and IX scaling.
- PTRY is used for both VY and VZ scaling.

Table 17.18 Secondary Quantities for the SEL-400 With SV Publication Capability

IEC	SEL	Magnitude (RMS)		Angle (Degrees)	
		5 A[a]	1 A[a]	ABC Rotation	ACB Rotation
I1	IA	5	1	0	0
I2	IB	5	1	–120	120
I3	IC	5	1	120	–120
I4	IN	0[b]	0[b]	0[b]	0[b]
V1	VA	67	67	0	0
V2	VB	67	67	–120	120
V3	VC	67	67	120	–120
V4	VN	0[b]	0[b]	0[b]	0[b]

[a] 1 A or 5 A nominal current.

[b] The neutral channel is the sum of the waveforms for A-, B-, and C-Phase

Refer to *Section 14: ASCII Command Reference* for more information about the **TEST SV** command.

IEC 61850 Configuration

Settings

Table 17.19 lists IEC 61850 settings. These settings are only available if your device includes the optional IEC 61850 protocol.

Table 17.19 IEC 61850 Settings

Label	Description	Range	Default
E61850	IEC 61850 interface enable	Y, N	N
EGSE	Outgoing IEC 61850 generic substation event (GSE) message enable	Y, N	N
EMMSFS	Enable MMS File Services	Y, N	N
E850MBC	Enable IEC 61850 Mode/Behavior control	Y, N	N
EOFFMTX	Enable GOOSE and SV Tx in Off mode	Y, N	N

Architect

NOTE: Not all SEL-400 series relays support SV.

The Architect software enables protection and integration engineers to design and commission IEC 61850 substations containing SEL IEDs.

Engineers can use Architect to perform the following configuration tasks.

- Organize and configure all SEL IEDs in a substation project.
- Configure incoming and outgoing GOOSE messages.
- Configure SV publication and subscription, if supported.
- Edit and create GOOSE and SV data sets.
- Read non-SEL IED Capability Description (ICD) and CID files and determine the available IEC 61850 messaging options.
- Use or edit preconfigured data sets for reports.
- Load device settings as part of IEC 61850 CID files into SEL IEDs.
- Generate ICD files that will provide SEL IED descriptions to other manufacturers' tools so they can use SEL GOOSE messages and reporting features.

NOTE: Other manufacturers' ICD and CID files must have IEC 61850 outgoing GOOSE messages with Application IDs (APPIDs) of exactly four characters and VLAN IDs of exactly three characters so that the relay can successfully subscribe to them. If you attempt to configure a relay to subscribe to a GOOSE message that does not meet this criteria, the relay will reject the CID file upon download. Edit other manufacturers' ICD and CID files prior to importing them into Architect by adding leading zeros to the APPID and VLAN ID of outgoing GOOSE messages, as necessary.

Architect provides a GUI for engineers to select, edit, and create IEC 61850 GOOSE messages important for substation protection, coordination, and control schemes. Typically, the engineer first places icons representing IEDs in a substation container, then edits the outgoing GOOSE messages or creates new ones for each IED. The engineer may also select incoming GOOSE messages for each IED to receive from any other IEDs in the domain. Architect has the capability to read other manufacturers' ICD and CID files, enabling the engineer to map the data seamlessly into SEL IED logic. See the Architect help for more information.

Architect also provides a GUI for engineers to configure SV publications and SV subscriptions when the IED supports SV. The process is similar to that described for GOOSE, except that SEL SV devices can either publish or subscribe to SV, but not both. The engineer edits or creates SV publication data sets to configure the SEL SV publisher(s). Architect then displays the available SV publications in the project, using any SV publications defined in the project, including those from imported CID files from other manufacturers' SV publishers. The engineer then configures subscriptions by mapping the published data to the available analog channels in the SEL SV subscriber.

The following example includes configurations via the Architect software. The software supports IEC 61850 MMS, GOOSE, and SV configurations. This example shows how to use the software to configure two SV publications on an SEL-401 and an SEL-421.

Example 17.3 SV Application

Step 1. Open Architect.

Step 2. Insert the SEL-401 ICD and the SEL-421-7 SV Subscriber Relay ICD in the project tree.




Figure 17.18 Add ICD to Project Tree

Step 3. Create an SV Publication for the SEL-401. Configure SVID, MAC address, APP ID, and VLAN information as desired. Select an SV data set to associate it with the SV publication.

Example 17.3 SV Application (Continued)




Figure 17.19 Configure an SV Publication

Step 4. To view the content of the data set, click the **…** icon next to the data set.




Figure 17.20 Example SV Publication Data Set

Example 17.3 SV Application (Continued)

Step 5. Select the SEL-421 and click the **SV Receive** tab to configure the SV subscriptions as shown in *Figure 17.21*.




Figure 17.21 Configure SV Subscription

Step 6. Right-click the IED, and choose to send the CID file. Ensure that the FTP function is enabled on the IEDs before sending CID files.




Figure 17.22 Send SEL-401 CID File

Example 17.3 SV Application (Continued)




Figure 17.23 Send SEL-421-7 CID File

Step 7. Issue the **COM SV** command on the merging unit and the relay to verify successful publication and subscription.

```
=>>COM SV <Enter>

IEC 61850 Mode/Behavior: On

SEL TEST SV Mode: OFF

SV Publication Information

 MultiCastAddr   Ptag:Vlan AppID  smpSynch
_____________________________________________________________________________
A0401_006_ICD_ExampleCFG/LLN0$MS$MSVCB01
 01-0C-CD-04-00-11  4:1    4001       0
 SV ID: 4001
 Data Set: A0401_006_ICD_ExampleCFG/LLN0$PhsMeas1
```

Figure 17.24 SEL-401 Publication Status

```
=>>COM SV <Enter>

IEC 61850 Mode/Behavior: On

SEL TEST SV Mode: OFF

SIMULATED Mode: OFF

SV Subscription Status

 MultiCastAddr   Ptag:Vlan AppID  smpSynch    Code          Network Delay (ms)
_____________________________________________________________________________
A0401_006_ICD_ExampleCFG/LLN0$MS$MSVCB01
 01-0C-CD-04-00-11  4:1    4001       1
 SV ID: 4001
 Data Set: A0401_006_ICD_ExampleCFG/LLN0$PhsMeas1
```

Figure 17.25 SEL-421 SV Subscription Status

SV Configuration

SEL-400 series relays support SV configuration via Architect or Port 5 settings via ACSELERATOR QuickSet SEL-5030 Software, terminal window, or front-panel HMI. Port 5 SV settings take precedence over any SV configuration via CID files. If SVTXEN > 0 or SVRXEN > 0, Port 5 SV configuration is used.

SV Communication Status

SEL SV publisher relays, including the SEL-421 with SV publication capability and the SEL-401, support as many as seven SV publications. The SEL-421 or SEL-401 indicates the publication status by using Relay Word bits SVP*nn*OK (*nn*= 01 to 07). If a publication is configured, the corresponding SVP*nn*OK Relay Word bit asserts. The **COM SV** command provides a detailed report on the configured SV publications.

The SEL SV publisher relay supports as many as seven SV subscriptions. The SEL SV publisher relay monitors each incoming SV stream and, when queried with the **COM SV** command, reports errors or warnings if detected. For example, if the relay has not received four or more consecutive SV messages, **COM SV** reports the error code `SV STREAM LOST`. If the received SV messages include more than one application service data unit (ASDU), the error code `ASDU ERROR` is reported to indicate that the SEL-400 only supports one ASDU. Warning codes include `CH DLY EXCEEDED`, `INTERPOLATED`, `SIMULATED`, etc. For example, if the measured network delay of any subscribed SV stream exceeded the CH_DLY when the relay is in coupled clock mode. If SV subscriptions experience an error, the corresponding subscription status, SVS*nn*OK (*nn* = 01–07), deasserts.

Refer to *Section 14: ASCII Command Reference* for more information about the **COM SV** command.

SEL ICD File Versions

Architect version 1.1.69.0 and higher supports multiple ICD file versions for each IED in a project. Because relays with different firmware may require different CID file versions, this allows users to manage the CID files of all IEDs within a single project.

Ensure that you work with the appropriate version of Architect relative to your current configuration, existing project files, and ultimate goals. If you desire the best available IEC 61850 functionality for your SEL relay, obtain the latest version of Architect and select the appropriate ICD version(s) for your needs. Architect generates CID files from ICD files so the ICD file version Architect uses also determines the CID file version generated.

As of this writing, Architect comes with several versions of relay ICD files. ICD file descriptions in Architect indicate the minimum firmware versions required to use that particular file. Unless otherwise indicated, ICD files will work with firmware higher than the firmware in the description. but not with lower firmware versions.

See *Appendix A: Firmware, ICD File, and Manual Versions* in the product-specific instruction manual for a list of ICD versions and corresponding firmware versions.

Logical Nodes

Each logical device (LD) has a set of common data objects at the top-level LN0. These represent the current state of the device, as well as some informational data. These data objects are: Mod (Mode), Beh (Behavior), Health, and NamPlt. See below for a brief description of each object.

Mode

SEL-400 series relay includes at the top-level LN0 within each LD the following enumerations for **Mod stVal**:

Mod stVal Enumeration	Description
1	On
2	Blocked
3	Test
4	Test/Blocked
5	Off
0	IEC 61850 Mode/Behavior disabled

The top-level logical node of each LD also includes the following Mod attributes:

Mod.q represents quality.

Mod.t represents time stamps.

Mod.stVal represents the current mode/behavior.

You can control IEC 61850 Mode/Behavior via LLN0COMod$Oper in your CFG logical device.

Behavior

SEL-400 series relay LNs include the following enumerations for **Beh stVal**:

Beh stVal Enumeration	Description
1	On
2	Blocked
3	Test
4	Test/Blocked
5	Off
0	IEC 61850 Mode/Behavior disabled

Logical nodes also include the following Beh attributes:

Beh q and **Beh t** per the Time Stamps and Quality section.

Health

The SEL-400 series relay includes at the top-level LN0 within each LD the following enumerations for **Health stVal**:

Health stVal Enumeration	Health stVal Value	Description
1	Ok	EN Relay Word bit = 1
3	Alarm	EN Relay Word bit = 0

The top-level logical node of each LD also includes the following Health attributes:

Health q and **Health t** per the Time Stamps and Quality section.

NamPlt

The top-level LN0 of each LD includes the following NamPlt attributes:

- NamPlt vendor which is set to "SEL".
- NamPlt swRev which contains the relay FID string value.
- NamPlt d, which is the LD description.

Common Logical Nodes

Table 17.20–Table 17.23 show the logical nodes (LNs) supported in all SEL-400 series relays. See the respective product-specific instruction manuals to see which additional logical nodes are available in that relay.

Table 17.20 shows the LNs associated with the Logical Node CFG.

Table 17.20 Logical Device: CFG (Configuration) (Sheet 1 of 5)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = CO			
DevIDLPHD1	Sim.Oper.ctlVal	LPHDSIM	IEC 61850 logical node for physical device simulation
GOLCCH2	RsStat.Oper.ctlVal	GORST[a]	Reset statistics for GOOSE traffic
IPLCCH1	RsStat.Oper.ctlVal	IPRST[a]	Reset statistics for general IP traffic (excluding GOOSE, SV, and 87L traffic).
LLN0	Mod.Oper.ctlVal[b]	I60MOD[c]	IEC 61850 mode/behavior control
LGOS*n*[d]	RsStat.Oper.ctlVal	GRST*n*[e]	Reset GOOSE statistics for Message *n*
LSVS*n*[f]	RsStat.Oper.ctlVal	SRST*n*[e]	Reset SV statistics for SV Stream *n*
Functional Constraint = DC			
DevIDLPHD1	PhyNam.model	PARNUM	Relay part number string
DevIDLPHD1	PhyNam.serNum	SERNUM	Relay serial number string
LLN0	NamPlt.swRev	VERFID	Relay FID string
Functional Constraint = ST			
DevIDLPHD1	Sim.stVal	LPHDSIM	IEC 61850 logical node for physical device simulation
DevIDLPHD1	PhyHealth.stVal	EN?3:1[g]	Relay Enabled
GOLCCH2	ChLiv.stVal	GOCH[a]	Status of primary GOOSE channel
GOLCCH2	RedChLiv.stVal	GORCH[a]	Status of redundant GOOSE channel
GOLCCH2	RxCnt.actVal	GORX[a]	Number of frames received over the primary GOOSE channel
GOLCCH2	RedRxCnt.actVal	GORRX[a]	Number of frames received over the redundant GOOSE channel
GOLCCH2	TxCnt.actVal	GOTX[a]	Number of frames transmitted on both primary and redundant GOOSE channels
GOLCCH2	FerCh.stVal[h]	GOFER[a]	Frame error rate on the primary GOOSE channel
GOLCCH2	RedFerCh.stVal[h]	GORFER[a]	Frame error rate on the redundant GOOSE channel

Table 17.20 Logical Device: CFG (Configuration) (Sheet 2 of 5)

Logical Node	Attribute	Data Source	Comment
GOLCCH2	RsStat.stVal	GORST[a]	Status of statistics reset for GOOSE traffic
IPLCCH1	ChLiv.stVal	IPCH[a]	Status of primary IP channel
IPLCCH1	RedChLiv.stVal	IPRCH[a]	Status of redundant IP channel
IPLCCH1	RxCnt.actVal	IPRX[a]	Number of frames received over the primary IP channel
IPLCCH1	RedRxCnt.actVal	IPRRX[a]	Number of frames received over the redundant IP channel
IPLCCH1	TxCnt.actVal	IPTX[a]	Number of frames transmitted on both primary and redundant IP channels
IPLCCH1	FerCh.stVal[h]	IPFER[a]	Frame error rate on the primary IP channel
IPLCCH1	RedFerCh.stVal[h]	IPRFER[a]	Frame error rate on the redundant IP channel
IPLCCH1	RsStat.stVal	IPRST[a]	Status of statistics reset for general IP traffic (excludes GOOSE, SV, and 87L traffic)
LLN0	Mod.stVal	I60MOD[c]	IEC 61850 mode/behavior status
LLN0	Health.stVal	EN?3:1[g]	Relay Enabled
LGOS*n*[d]	NdsCom.stVal	GNCM*n*[e]	Subscription needs commissioning for GOOSE Message *n*. True if ConfRevNum does not match RxConfRevNum
LGOS*n*[d]	St.stVal	GST*n*[e]	Status of the subscription (True = active, False = not active) for GOOSE Message *n*
LGOS*n*[d]	SimSt.stVal	GSIM*n*[e]	Status showing that simulation messages are received and accepted for GOOSE Message *n*
LGOS*n*[d]	LastStNum.stVal	GLST*n*[e]	Last state number received (StNum) for GOOSE Message *n*
LGOS*n*[d]	LastSqNum.stVal	GLSQ*n*[e]	Last sequence number received (SqNum) for GOOSE Message *n*
LGOS*n*[d]	LastTal.stVal	GTAL*n*[e]	Last time-allowed-to-live received (TTL) for GOOSE Message *n*
LGOS*n*[d]	ConfRev-Num.stVal	–[i]	Expected configuration revision number for GOOSE Message *n*
LGOS*n*[d]	RxConfRev-Num.stVal	GCNF*n*[e]	Received configuration revision number for GOOSE Message *n*
LGOS*n*[d]	ErrSt.stVal[j]	GERR*n*[e]	Error status of the subscription for GOOSE Message *n*
LGOS*n*[d]	OosCnt.stVal	GOOS*n*[e]	Number of out-of-sequence (OOS) errors for GOOSE Message *n*
LGOS*n*[d]	TalCnt.stVal	GTLC*n*[e]	Number of time-allowed-to-live violations for GOOSE Message *n*
LGOS*n*[d]	DecErrCnt.stVal	GDER*n*[e]	Number of messages that failed decoding for GOOSE Message *n*
LGOS*n*[d]	BufOvflCnt.stVal	GBFO*n*[e]	Number of messages lost because of buffer overflow for GOOSE Message *n*

Table 17.20 Logical Device: CFG (Configuration) (Sheet 3 of 5)

Logical Node	Attribute	Data Source	Comment
LGOS*n*[d]	MsgLosCnt.stVal	GMSL*n*[e]	Number of messages lost due to OOS errors (estimated) for GOOSE Message *n*
LGOS*n*[d]	MaxMsgLos.stVal	GMXM*n*[e]	Maximum number of sequential messages lost because of OOS error (estimated) for GOOSE Message *n*
LGOS*n*[d]	RsStat.stVal	GRST*n*[e]	Status of statistics reset for GOOSE messages
LSVS*n*[f]	NdsCom.stVal	SNCM*n*[e]	Subscription needs commissioning for SV Stream *n*. True if ConfRevNum does not match RxConfRevNum
LSVS*n*[f]	St.stVal	SST*n*[e]	Status of the subscription (True = active, False = not active) for SV Stream *n*
LSVS*n*[f]	SimSt.stVal	SSIM*n*[e]	Status showing that simulation messages are received and accepted for SV Stream *n*
LSVS*n*[f]	ConfRev-Num.stVal	–[i]	Expected configuration revision number for SV Stream *n*
LSVS*n*[f]	RxConfRev-Num.stVal	SCNF*n*[e]	Received configuration revision number for SV Stream *n*
LSVS*n*[f]	SmpSynch.stVal[k]	SSMP*n*[e]	Synchronization state for SV Stream *n*
LSVS*n*[f]	ErrSt.stVal[l]	SERR*n*[e]	Error status of the subscription for SV Stream *n*
LSVS*n*[f]	OosCnt.stVal	SOOS*n*[e]	Number of OOS errors for SV Stream *n*
LSVS*n*[f]	DscdCnt.stVal	SDIS*n*[e]	Number of messages that were discarded for SV Stream *n*
LSVS*n*[f]	IntpCnt.stVal	SINT*n*[e]	Number of messages interpolated for SV Stream *n*
LSVS*n*[f]	RsStat.stVal	SRST*n*[e]	Status of statistics reset for SV Stream *n*
LTIM	TmDT.stVal	TMDT[a]	Indicates daylight-saving time is currently in effect at the IED location
LTMS	TmAcc.stVal	TSACC[a]	Number of significant bits in the FractionOfSecond (an attribute of TimeStamp) 18: 4 µs accuracy (2^{-18}) 10: 1 ms accuracy (2^{-10}) 7: 10 ms accuracy (2^{-7}) 31: Unknown accuracy
LTMS	TmSrc.stVal	TSSRC[a]	Time-source identity If TmSrcTyp is PTP, TmSrc indicates the grandmaster clock class as defined by IEEE 1588-2008 If TmSrcTyp is SNTP, TmSrc indicates the IP address of the SNTP server For all other values of TmSrcTyp, TmSrc is set to "NA"

Table 17.20 Logical Device: CFG (Configuration) (Sheet 4 of 5)

Logical Node	Attribute	Data Source	Comment
LTMS	TmSrcTyp.stVal	TSTYPE[a]	Type of the clock source as defined by Relay Word bits TSNTP, TPTP, and TIRIG 1: Unknown 2: SNTP 3: PTP 4: IRIG-B
LTMS	TmSyn.stVal	TSSYN[a]	Traceability of the reference time to which the IED is synchronized 3: GlobalAreaClock—TmSrcTyp is PTP with grandmaster clock class of 6, TmSrcTyp is IRIG-B with IRIGC = C37.118, or TmSrcTyp is SNTP 2: LocalAreaClock—TmSrcTyp is PTP with grandmaster clock other than 6, or TmSrcTyp is IRIG-B with IRIGC ≠ C37.118 1: InternalClock—TmSrcTyp is unknown
LTMS	TmSynLkd.stVal	TSSYNLK[a]	Status of clock synchronization: 1: Locked 2: Unlocked for 0–10 seconds 3 Unlocked for 10–100 seconds 4: Unlocked for 100–1000 seconds 5: Unlocked for more than 1000 seconds
Functional Constraint = MX			
LGOS*n*[d]	TotDwnTm.instMag.f	GDWT*n*[e]	Total downtime in seconds for GOOSE Message *n*
LGOS*n*[d]	MaxDwnTm.instMag.f	GMXD*n*[e]	Maximum continuous downtime in seconds for GOOSE Message *n*
LSVS*n*[f]	NetwDly.instMag.f	SNET*n*[e]	Network delay in milliseconds for SV Stream *n*
LSVS*n*[f]	TotDwnTm.instMag.f	SDWT*n*[e]	Total downtime in seconds for SV Stream *n*
LSVS*n*[f]	MaxDwnTm.instMag.f	SMXD*n*[e]	Maximum continuous downtime in seconds for SV Stream *n*
LTMS	TmTosPer.instMag.f	TSPER[a]	Duration, in milliseconds, between two consecutive top-of-second points on the synchronized time; TmTosPer is set to 0 for time sources other than high-accuracy PTP or IRIG-B
Functional Constraint = SP			
GOLCCH2	NetMod.setVal	NETMODE	Port 5 network operating mode setting (1: Fixed, 2: Failover, 3: Switched, 4: PRP, 5: IsolatedIP)
IPLCCH1	NetMod.setVal	NETMODE	Port 5 network operating mode setting (1: Fixed, 2: Failover, 3: Switched, 4: PRP, 5: IsolatedIP).
LGOS*n*[d]	GoCBRef.setSrcRef	–[i]	Configured GOOSE control block reference for GOOSE Message *n*

Table 17.20 Logical Device: CFG (Configuration) (Sheet 5 of 5)

Logical Node	Attribute	Data Source	Comment
LGOS*n*[d]	DatSet.setSrcRef	–[i]	Configured data set reference for GOOSE Message *n*
LGOS*n*[d]	GoID.setVal	–[i]	Configured ID for GOOSE Message *n*
LGOS*n*[d]	Addr.setVal	–[i]	Configured multicast MAC address for GOOSE Message *n*
LGOS*n*[d]	VlanID.setVal	–[i]	Configured VLAN ID for GOOSE Message *n*
LGOS*n*[d]	VlanPri.setVal	–[i]	Configured VLAN priority for GOOSE Message *n*
LGOS*n*[d]	AppID.setVal	–[i]	Configured APPID for GOOSE Message *n*
LSVS*n*[f]	SvCBRef.setSrcRef	–[i]	Configured SV control block reference for SV Stream *n*
LSVS*n*[f]	DatSet.setSrcRef	–[i]	Configured data set reference for SV Stream *n*
LSVS*n*[f]	SvID.setVal	–[i]	Configured SV ID for SV Stream *n*
LSVS*n*[f]	Addr.setVal	–[i]	Configured multicast MAC address for SV Stream *n*
LSVS*n*[f]	VlanID.setVal	–[i]	Configured VLAN ID for SV Stream *n*
LSVS*n*[f]	VlanPri.setVal	–[i]	Configured VLAN priority for SV Stream *n*
LSVS*n*[f]	AppID.setVal	–[i]	Configured APPID for SV Stream *n*
LTIM	TmOfsTmm.setVal	TMOFFS[a]	Offset of local time from UTC in minutes
LTIM	TmUseDT.setVal	TMUSEDT[a]	Set to True if daylight-saving time is enabled
LTIM	TmChgDT.setTm	TMCHGDT[a]	Local time of next change to daylight-saving time
LTIM	TmChgST.setTm	TMCHGST[a]	Local time of next change to standard time

[a] Internal data source and not available to the user.

[b] MMS controls to Mod.Oper are only accepted if IEC 61850 Mode/Behavior is enabled on the relay. Refer to *Mode/Behavior Control on page 17.25* for more details.

[c] I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.

[d] Where *n* = 1–64, corresponding to the first 64 GOOSE message subscriptions.

[e] Internal data source not available to the user. See *COM SV on page 14.16* and *GOOSE on page 14.36* for more information.

[f] Where *n* = 1–7, corresponding to each of the seven possible SV subscriptions.

[g] If enabled, value = 1. If disabled, value = 3.

[h] When NETMODE = PRP the value indicates the number of duplicate frames not received for every 1000 PRP tagged frames received.

[i] Data source defined in the IEC 61850 Configured IED Description (CID) file.

[j] See *Table 14.78* for a description of each enumeration.

[k] See *Table 14.42* for a description of each enumeration.

[l] See *Table 14.43* for a description of each enumeration.

Table 17.21 shows the LNs associated with control elements, defined as Logical Device CON.

Table 17.21 Logical Device: CON (Remote Control) (Sheet 1 of 2)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = CO			
RBGGIO1	SPCSO01.Oper.ctlVal	RB01	Remote Bit 1
RBGGIO1	SPCSO02.Oper.ctlVal	RB02	Remote Bit 2
RBGGIO1	SPCSO03.Oper.ctlVal	RB03	Remote Bit 3
RBGGIO1	SPCSO04.Oper.ctlVal	RB04	Remote Bit 4
RBGGIO1	SPCSO05.Oper.ctlVal	RB05	Remote Bit 5
RBGGIO1	SPCSO06.Oper.ctlVal	RB06	Remote Bit 6
RBGGIO1	SPCSO07.Oper.ctlVal	RB07	Remote Bit 7
RBGGIO1	SPCSO08.Oper.ctlVal	RB08	Remote Bit 8
RBGGIO2	SPCSO09.Oper.ctlVal	RB09	Remote Bit 9
RBGGIO2	SPCSO10.Oper.ctlVal	RB10	Remote Bit 10
RBGGIO2	SPCSO11.Oper.ctlVal	RB11	Remote Bit 11
RBGGIO2	SPCSO12.Oper.ctlVal	RB12	Remote Bit 12
RBGGIO2	SPCSO13.Oper.ctlVal	RB13	Remote Bit 13
RBGGIO2	SPCSO14.Oper.ctlVal	RB14	Remote Bit 14
RBGGIO2	SPCSO15.Oper.ctlVal	RB15	Remote Bit 15
RBGGIO2	SPCSO16.Oper.ctlVal	RB16	Remote Bit 16
RBGGIO3	SPCSO17.Oper.ctlVal	RB17	Remote Bit 17
RBGGIO3	SPCSO18.Oper.ctlVal	RB18	Remote Bit 18
RBGGIO3	SPCSO19.Oper.ctlVal	RB19	Remote Bit 19
RBGGIO3	SPCSO20.Oper.ctlVal	RB20	Remote Bit 20
RBGGIO3	SPCSO21.Oper.ctlVal	RB21	Remote Bit 21
RBGGIO3	SPCSO22.Oper.ctlVal	RB22	Remote Bit 22
RBGGIO3	SPCSO23.Oper.ctlVal	RB23	Remote Bit 23
RBGGIO3	SPCSO24.Oper.ctlVal	RB24	Remote Bit 24
RBGGIO4	SPCSO25.Oper.ctlVal	RB25	Remote Bit 25
RBGGIO4	SPCSO26.Oper.ctlVal	RB26	Remote Bit 26
RBGGIO4	SPCSO27.Oper.ctlVal	RB27	Remote Bit 27
RBGGIO4	SPCSO28.Oper.ctlVal	RB28	Remote Bit 28
RBGGIO4	SPCSO29.Oper.ctlVal	RB29	Remote Bit 29
RBGGIO4	SPCSO30.Oper.ctlVal	RB30	Remote Bit 30
RBGGIO4	SPCSO31.Oper.ctlVal	RB31	Remote Bit 31
RBGGIO4	SPCSO32.Oper.ctlVal	RB32	Remote Bit 32
Functional Constraint = DC			
CTRLLPHD1	PhyNam.model	PARNUM	Relay part number string
Functional Constraint = ST			
LLN0	Mod.stVal	I60MOD[a]	IEC 61850 mode/behavior status
LLN0	Health.stVal	EN?3:1[b]	Relay enabled

Table 17.21 Logical Device: CON (Remote Control) (Sheet 2 of 2)

Logical Node	Attribute	Data Source	Comment
LLN0	PhyHealth.stVal	EN?3:1[b]	Relay enabled
RBGGIO1	SPCSO01.stVal	RB01	Remote Bit 1
RBGGIO1	SPCSO02.stVal	RB02	Remote Bit 2
RBGGIO1	SPCSO03.stVal	RB03	Remote Bit 3
RBGGIO1	SPCSO04.stVal	RB04	Remote Bit 4
RBGGIO1	SPCSO05.stVal	RB05	Remote Bit 5
RBGGIO1	SPCSO06.stVal	RB06	Remote Bit 6
RBGGIO1	SPCSO07.stVal	RB07	Remote Bit 7
RBGGIO1	SPCSO08.stVal	RB08	Remote Bit 8
RBGGIO2	SPCSO09.stVal	RB09	Remote Bit 9
RBGGIO2	SPCSO10.stVal	RB10	Remote Bit 10
RBGGIO2	SPCSO11.stVal	RB11	Remote Bit 11
RBGGIO2	SPCSO12.stVal	RB12	Remote Bit 12
RBGGIO2	SPCSO13.stVal	RB13	Remote Bit 13
RBGGIO2	SPCSO14.stVal	RB14	Remote Bit 14
RBGGIO2	SPCSO15.stVal	RB15	Remote Bit 15
RBGGIO2	SPCSO16.stVal	RB16	Remote Bit 16
RBGGIO3	SPCSO17.stVal	RB17	Remote Bit 17
RBGGIO3	SPCSO18.stVal	RB18	Remote Bit 18
RBGGIO3	SPCSO19.stVal	RB19	Remote Bit 19
RBGGIO3	SPCSO20.stVal	RB20	Remote Bit 20
RBGGIO3	SPCSO21.stVal	RB21	Remote Bit 21
RBGGIO3	SPCSO22.stVal	RB22	Remote Bit 22
RBGGIO3	SPCSO23.stVal	RB23	Remote Bit 23
RBGGIO3	SPCSO24.stVal	RB24	Remote Bit 24
RBGGIO4	SPCSO25.stVal	RB25	Remote Bit 25
RBGGIO4	SPCSO26.stVal	RB26	Remote Bit 26
RBGGIO4	SPCSO27.stVal	RB27	Remote Bit 27
RBGGIO4	SPCSO28.stVal	RB28	Remote Bit 28
RBGGIO4	SPCSO29.stVal	RB29	Remote Bit 29
RBGGIO4	SPCSO30.stVal	RB30	Remote Bit 30
RBGGIO4	SPCSO31.stVal	RB31	Remote Bit 31
RBGGIO4	SPCSO32.stVal	RB32	Remote Bit 32

[a] I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.

[b] If enabled, value = 1. If disabled, value = 3.

Table 17.22 shows the LNs associated with the annunciation element, defined as Logical Device ANN.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 1 of 12)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = DC			
STALPHD1	PhyNam.model	PARNUM	Relay part number string
Functional Constraint = MX			
ACNGGIO2	AnIn001.instMag.f	ACN01CV	Automation SELOGIC Counter 01 current value
ACNGGIO2	AnIn002.instMag.f	ACN02CV	Automation SELOGIC Counter 02 current value
ACNGGIO2	AnIn003.instMag.f	ACN03CV	Automation SELOGIC Counter 03 current value
• • •			
ACNGGIO2	AnIn014.instMag.f	ACN14CV	Automation SELOGIC Counter 14 current value
ACNGGIO2	AnIn015.instMag.f	ACN15CV	Automation SELOGIC Counter 15 current value
ACNGGIO2	AnIn016.instMag.f	ACN16CV	Automation SELOGIC Counter 16 current value
AMVGGIO1	AnIn001.instMag.f	AMV001	Automation SELOGIC Math Variable 001
AMVGGIO1	AnIn002.instMag.f	AMV002	Automation SELOGIC Math Variable 002
AMVGGIO1	AnIn003.instMag.f	AMV003	Automation SELOGIC Math Variable 003
• • •			
AMVGGIO1	AnIn062.instMag.f	AMV062	Automation SELOGIC Math Variable 062
AMVGGIO1	AnIn063.instMag.f	AMV063	Automation SELOGIC Math Variable 063
AMVGGIO1	AnIn064.instMag.f	AMV064	Automation SELOGIC Math Variable 064
AMVGGIO2	AnIn065.instMag.f	AMV065	Automation SELOGIC Math Variable 065
AMVGGIO2	AnIn066.instMag.f	AMV066	Automation SELOGIC Math Variable 066
AMVGGIO2	AnIn067.instMag.f	AMV067	Automation SELOGIC Math Variable 067
• • •			
AMVGGIO2	AnIn126.instMag.f	AMV126	Automation SELOGIC Math Variable 126
AMVGGIO2	AnIn127.instMag.f	AMV127	Automation SELOGIC Math Variable 127
AMVGGIO2	AnIn128.instMag.f	AMV128	Automation SELOGIC Math Variable 128
PCNGGIO1	AnIn001.instMag.f	PCN01CV	Protection SELOGIC Counter 01 current value
PCNGGIO1	AnIn002.instMag.f	PCN02CV	Protection SELOGIC Counter 02 current value
PCNGGIO1	AnIn003.instMag.f	PCN03CV	Protection SELOGIC Counter 03 current value

NOTE: Some products support only 64 AMVs in their ANN Logical Device.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 2 of 12)

Logical Node	Attribute	Data Source	Comment
• • •			
PCNGGIO1	AnIn014.instMag.f	PCN14CV	Protection SELOGIC Counter 14 current value
PCNGGIO1	AnIn015.instMag.f	PCN15CV	Protection SELOGIC Counter 15 current value
PCNGGIO1	AnIn016.instMag.f	PCN16CV	Protection SELOGIC Counter 16 current value
PMVGGIO3	AnIn01.instMag.f	PMV01	Protection SELOGIC Math Variable 01
PMVGGIO3	AnIn02.instMag.f	PMV02	Protection SELOGIC Math Variable 02
PMVGGIO3	AnIn03.instMag.f	PMV03	Protection SELOGIC Math Variable 03
• • •			
PMVGGIO3	AnIn62.instMag.f	PMV62	Protection SELOGIC Math Variable 62
PMVGGIO3	AnIn63.instMag.f	PMV63	Protection SELOGIC Math Variable 63
PMVGGIO3	AnIn64.instMag.f	PMV64	Protection SELOGIC Math Variable 64
RAGGIO1	Ra001.instMag.f	RA001	Remote Analog Input 001
RAGGIO1	Ra002.instMag.f	RA002	Remote Analog Input 002
RAGGIO1	Ra003.instMag.f	RA003	Remote Analog Input 003
• • •			
RAGGIO1	Ra030.instMag.f	RA030	Remote Analog Input 030
RAGGIO1	Ra031.instMag.f	RA031	Remote Analog Input 031
RAGGIO1	Ra032.instMag.f	RA032	Remote Analog Input 032
RAGGIO2	Ra033.instMag.f	RA033	Remote Analog Input 033
RAGGIO2	Ra034.instMag.f	RA034	Remote Analog Input 034
RAGGIO2	Ra035.instMag.f	RA035	Remote Analog Input 035
• • •			
RAGGIO2	Ra062.instMag.f	RA062	Remote Analog Input 062
RAGGIO2	Ra063.instMag.f	RA063	Remote Analog Input 063
RAGGIO2	Ra064.instMag.f	RA064	Remote Analog Input 064
RAGGIO3	Ra065.instMag.f	RA065	Remote Analog Input 065
RAGGIO3	Ra066.instMag.f	RA066	Remote Analog Input 066
RAGGIO3	Ra067.instMag.f	RA067	Remote Analog Input 067
• • •			
RAGGIO3	Ra094.instMag.f	RA094	Remote Analog Input 094
RAGGIO3	Ra095.instMag.f	RA095	Remote Analog Input 095
RAGGIO3	Ra096.instMag.f	RA096	Remote Analog Input 096

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 3 of 12)

Logical Node	Attribute	Data Source	Comment
RAGGIO4	Ra097.instMag.f	RA097	Remote Analog Input 097
RAGGIO4	Ra098.instMag.f	RA098	Remote Analog Input 098
RAGGIO4	Ra099.instMag.f	RA099	Remote Analog Input 099
• • •			
RAGGIO4	Ra126.instMag.f	RA126	Remote Analog Input 126
RAGGIO4	Ra127.instMag.f	RA127	Remote Analog Input 127
RAGGIO4	Ra128.instMag.f	RA128	Remote Analog Input 128
RAGGIO5	Ra129.instMag.f	RA129	Remote Analog Input 129
RAGGIO5	Ra130.instMag.f	RA130	Remote Analog Input 130
RAGGIO5	Ra131.instMag.f	RA131	Remote Analog Input 131
• • •			
RAGGIO5	Ra158.instMag.f	RA158	Remote Analog Input 158
RAGGIO5	Ra159.instMag.f	RA159	Remote Analog Input 159
RAGGIO5	Ra160.instMag.f	RA160	Remote Analog Input 160
RAGGIO6	Ra161.instMag.f	RA161	Remote Analog Input 161
RAGGIO6	Ra162.instMag.f	RA162	Remote Analog Input 162
RAGGIO6	Ra163.instMag.f	RA163	Remote Analog Input 163
• • •			
RAGGIO6	Ra190.instMag.f	RA190	Remote Analog Input 190
RAGGIO6	Ra191.instMag.f	RA191	Remote Analog Input 191
RAGGIO6	Ra192.instMag.f	RA192	Remote Analog Input 192
RAGGIO7	Ra193.instMag.f	RA193	Remote Analog Input 193
RAGGIO7	Ra194.instMag.f	RA194	Remote Analog Input 194
RAGGIO7	Ra195.instMag.f	RA195	Remote Analog Input 195
• • •			
RAGGIO7	Ra222.instMag.f	RA222	Remote Analog Input 222
RAGGIO7	Ra223.instMag.f	RA223	Remote Analog Input 223
RAGGIO7	Ra224.instMag.f	RA224	Remote Analog Input 224
RAGGIO8	Ra225.instMag.f	RA225	Remote Analog Input 225
RAGGIO8	Ra226.instMag.f	RA226	Remote Analog Input 226
RAGGIO8	Ra227.instMag.f	RA227	Remote Analog Input 227
• • •			
RAGGIO8	Ra254.instMag.f	RA254	Remote Analog Input 254
RAGGIO8	Ra255.instMag.f	RA255	Remote Analog Input 255

NOTE: Some products support only 128 Remote Analogs in their ANN Logical Device.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 4 of 12)

Logical Node	Attribute	Data Source	Comment
RAGGIO8	Ra256.instMag.f	RA256	Remote Analog Input 256
RAOGGIO1	Rao01.instMag.f	RAO01	Remote Analog Output 01
RAOGGIO1	Rao02.instMag.f	RAO02	Remote Analog Output 02
RAOGGIO1	Rao03.instMag.f	RAO03	Remote Analog Output 03
• • •			
RAOGGIO1	Rao30.instMag.f	RAO30	Remote Analog Output 30
RAOGGIO1	Rao31.instMag.f	RAO31	Remote Analog Output 31
RAOGGIO1	Rao32.instMag.f	RAO32	Remote Analog Output 32
RAOGGIO2	Rao33.instMag.f	RAO33	Remote Analog Output 33
RAOGGIO2	Rao34.instMag.f	RAO34	Remote Analog Output 34
RAOGGIO2	Rao35.instMag.f	RAO35	Remote Analog Output 35
• • •			
RAOGGIO2	Rao62.instMag.f	RAO62	Remote Analog Output 62
RAOGGIO2	Rao63.instMag.f	RAO63	Remote Analog Output 63
RAOGGIO2	Rao64.instMag.f	RAO64	Remote Analog Output 64
Functional Constraint = ST			
LLN0	Mod.stVal	I60MOD[a]	IEC 61850 mode/behavior status
LLN0	Health.stVal	EN?3:1[b]	Relay enabled
LLN0	PhyHealth.stVal	EN?3:1[b]	Relay enabled
ALMGGIO1	Ind01.stVal	SALARM	Software alarm
ALMGGIO1	Ind02.stVal	HALARM	Hardware alarm
ALMGGIO1	Ind03.stVal	BADPASS	Invalid password attempt alarm
ALMGGIO1	Ind04.stVal	SETCHG	Pulsed alarm for settings changes
ALMGGIO1	Ind05.stVal	GRPSW	Pulsed alarm for group switches
ALMGGIO1	Ind06.stVal	ACCESS	A user is logged in at Access Level B or higher
ALMGGIO1	Ind07.stVal	PASSDIS	Asserts to indicate password disable jumper is installed
ALMGGIO1	Ind08.stVal	BRKENAB	Asserts to indicate breaker control enable jumper is installed
ALTGGIO5	Ind01.stVal	ALT01	Automation Latch 1
ALTGGIO5	Ind02.stVal	ALT02	Automation Latch 2
ALTGGIO5	Ind03.stVal	ALT03	Automation Latch 3
• • •			
ALTGGIO5	Ind30.stVal	ALT30	Automation Latch 30
ALTGGIO5	Ind31.stVal	ALT31	Automation Latch 31
ALTGGIO5	Ind32.stVal	ALT32	Automation Latch 32

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 5 of 12)

Logical Node	Attribute	Data Source	Comment
ASVGGIO4	Ind001.stVal	ASV001	Automation SELOGIC Variable 1
ASVGGIO4	Ind002.stVal	ASV002	Automation SELOGIC Variable 2
ASVGGIO4	Ind003.stVal	ASV003	Automation SELOGIC Variable 3
• • •			
ASVGGIO4	Ind126.stVal	ASV126	Automation SELOGIC Variable 126
ASVGGIO4	Ind127.stVal	ASV127	Automation SELOGIC Variable 127
ASVGGIO4	Ind128.stVal	ASV128	Automation SELOGIC Variable 128
ETHGGIO1	Ind01.stVal	P5ASEL	Port 5A active/inactive
ETHGGIO1	Ind02.stVal	LINK5A	Link status of Port 5A connection
ETHGGIO1	Ind03.stVal	P5BSEL	Port 5B active/inactive
ETHGGIO1	Ind04.stVal	LINK5B	Link status of Port 5B connection
ETHGGIO1	Ind05.stVal	P5CSEL	Port 5C active/inactive
ETHGGIO1	Ind06.stVal	LINK5C	Link status of Port 5C connection
ETHGGIO1	Ind07.stVal	P5DSEL	Port 5D active/inactive
ETHGGIO1	Ind08.stVal	LINK5D	Link status of Port 5D connection
ETHGGIO1	Ind09.stVal	LNKFAIL	Link status of the active port
ETHGGIO1	Ind10.stVal	LNKFL2[c]	Asserts if the link status of the active SV or 87L port is down
IN1GGIO14[d]	Ind01.stVal	IN101	Main Board Input 1
IN1GGIO14[d]	Ind02.stVal	IN102	Main Board Input 2
IN1GGIO14[d]	Ind03.stVal	IN103	Main Board Input 3
IN1GGIO14[d]	Ind04.stVal	IN104	Main Board Input 4
IN1GGIO14[d]	Ind05.stVal	IN105	Main Board Input 5
IN1GGIO14[d]	Ind06.stVal	IN106	Main Board Input 6
IN1GGIO14[d]	Ind07.stVal	IN107	Main Board Input 7
IN2GGIO15	Ind01.stVal	IN201	First Optional I/O Board Input 1 (if installed)
IN2GGIO15	Ind02.stVal	IN202	First Optional I/O Board Input 2 (if installed)
IN2GGIO15	Ind03.stVal	IN203	First Optional I/O Board Input 3 (if installed)
• • •			
IN2GGIO15	Ind22.stVal	IN222	First Optional I/O Board Input 22 (if installed)
IN2GGIO15	Ind23.stVal	IN223	First Optional I/O Board Input 23 (if installed)
IN2GGIO15	Ind24.stVal	IN224	First Optional I/O Board Input 24 (if installed)
IN3GGIO16	Ind01.stVal	IN301	Second Optional I/O Board Input 1 (if installed)
IN3GGIO16	Ind02.stVal	IN302	Second Optional I/O Board Input 2 (if installed)

NOTE: Some relays support only 64 Automation SELOGIC Variables.

NOTE: Some relays do not support the ETHGGIO1 Logical Node.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 6 of 12)

Logical Node	Attribute	Data Source	Comment
IN3GGIO16	Ind03.stVal	IN303	Second Optional I/O Board Input 3 (if installed)
• • •			
IN3GGIO16	Ind22.stVal	IN322	Second Optional I/O Board Input 22 (if installed)
IN3GGIO16	Ind23.stVal	IN323	Second Optional I/O Board Input 23 (if installed)
IN3GGIO16	Ind24.stVal	IN324	Second Optional I/O Board Input 24 (if installed)
IN4GGIO18[e]	Ind01.stVal	IN401	Third Optional I/O Board Input 1 (if installed)
IN4GGIO18[e]	Ind02.stVal	IN402	Third Optional I/O Board Input 2 (if installed)
IN4GGIO18[e]	Ind03.stVal	IN403	Third Optional I/O Board Input 3 (if installed)
• • •			
IN4GGIO18[e]	Ind22.stVal	IN422	Third Optional I/O Board Input 22 (if installed)
IN4GGIO18[e]	Ind23.stVal	IN423	Third Optional I/O Board Input 23 (if installed)
IN4GGIO18[e]	Ind24.stVal	IN424	Third Optional I/O Board Input 24 (if installed)
IN5GGIO13[f]	Ind01.stVal	IN501	Fourth Optional I/O Board Input 01 (if installed)
IN5GGIO13[f]	Ind02.stVal	IN502	Fourth Optional I/O Board Input 02 (if installed)
IN5GGIO13[f]	Ind03.stVal	IN503	Fourth Optional I/O Board Input 03 (if installed)
• • •			
IN5GGIO13[f]	Ind22.stVal	IN522	Fourth Optional I/O Board Input 22 (if installed)
IN5GGIO13[f]	Ind23.stVal	IN523	Fourth Optional I/O Board Input 23 (if installed)
IN5GGIO13[f]	Ind24.stVal	IN524	Fourth Optional I/O Board Input 24 (if installed)
LBGGIO1	Ind01.stVal	LB01	Local Bit 1
LBGGIO1	Ind02.stVal	LB02	Local Bit 2
LBGGIO1	Ind03.stVal	LB03	Local Bit 3
• • •			
LBGGIO1	Ind30.stVal	LB30	Local Bit 30

NOTE: Some relays do not support the LBGGIO1 Logical Node.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 7 of 12)

Logical Node	Attribute	Data Source	Comment
LBGGIO1	Ind31.stVal	LB31	Local Bit 31
LBGGIO1	Ind32.stVal	LB32	Local Bit 32
MBOKGGIO13	Ind01.stVal	ROKA	Normal MIRRORED BITS communications Channel A status while not in loopback mode
MBOKGGIO13	Ind02.stVal	RBADA	Outage too long on MIRRORED BITS communications Channel A
MBOKGGIO13	Ind03.stVal	CBADA	Unavailability threshold exceeded for MIRRORED BITS communications Channel A
MBOKGGIO13	Ind04.stVal	LBOKA	Normal MIRRORED BITS communications Channel A status while in loopback mode
MBOKGGIO13	Ind05.stVal	ANOKA	Analog transfer OK on MIRRORED BITS communications Channel A
MBOKGGIO13	Ind06.stVal	DOKA	Normal MIRRORED BITS communications Channel A status
MBOKGGIO13	Ind07.stVal	ROKB	Normal MIRRORED BITS communications Channel B status while not in loopback mode
MBOKGGIO13	Ind08.stVal	RBADB	Outage too long on MIRRORED BITS communications Channel B
MBOKGGIO13	Ind09.stVal	CBADB	Unavailability threshold exceeded for MIRRORED BITS communications Channel B
MBOKGGIO13	Ind10.stVal	LBOKB	Normal MIRRORED BITS communications Channel B status while in loopback mode
MBOKGGIO13	Ind11.stVal	ANOKB	Analog transfer OK on MIRRORED BITS communications Channel B
MBOKGGIO13	Ind12.stVal	DOKB	Normal MIRRORED BITS communications Channel B status
OUT1GGIO17[g]	Ind01.stVal	OUT101	Main Board Output 1
OUT1GGIO17[g]	Ind02.stVal	OUT102	Main Board Output 2
OUT1GGIO17[g]	Ind03.stVal	OUT103	Main Board Output 3
OUT1GGIO17[g]	Ind04.stVal	OUT104	Main Board Output 4
OUT1GGIO17[g]	Ind05.stVal	OUT105	Main Board Output 5
OUT1GGIO17[g]	Ind06.stVal	OUT106	Main Board Output 6
OUT1GGIO17[g]	Ind07.stVal	OUT107	Main Board Output 7
OUT1GGIO17[g]	Ind08.stVal	OUT108	Main Board Output 8
OUT2GGIO16	Ind01.stVal	OUT201	First Optional I/O Board Output 1
OUT2GGIO16	Ind02.stVal	OUT202	First Optional I/O Board Output 2
OUT2GGIO16	Ind03.stVal	OUT203	First Optional I/O Board Output 3
• • •			
OUT2GGIO16	Ind14.stVal	OUT214	First Optional I/O Board Output 14
OUT2GGIO16	Ind15.stVal	OUT215	First Optional I/O Board Output 15
OUT2GGIO16	Ind16.stVal	OUT216	First Optional I/O Board Output 16
OUT3GGIO17	Ind01.stVal	OUT301	Second Optional I/O Board Output 1

NOTE: Some relays do not support the MBOKGGIO13 Logical Node.

NOTE: The instance number *n* for the I/O Board logical nodes (INxGGIO*n* and OUTxGGIO*n*) may vary between relays and ClassFileVersions.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 8 of 12)

Logical Node	Attribute	Data Source	Comment
OUT3GGIO17	Ind02.stVal	OUT302	Second Optional I/O Board Output 2
OUT3GGIO17	Ind03.stVal	OUT303	Second Optional I/O Board Output 3
• • •			
OUT3GGIO17	Ind14.stVal	OUT314	Second Optional I/O Board Output 14
OUT3GGIO17	Ind15.stVal	OUT315	Second Optional I/O Board Output 15
OUT3GGIO17	Ind16.stVal	OUT316	Second Optional I/O Board Output 16
OUT4GGIO19[e]	Ind01.stVal	OUT401	Third Optional I/O Board Output 1
OUT4GGIO19[e]	Ind02.stVal	OUT402	Third Optional I/O Board Output 2
OUT4GGIO19[e]	Ind03.stVal	OUT403	Third Optional I/O Board Output 3
• • •			
OUT4GGIO19[e]	Ind14.stVal	OUT414	Third Optional I/O Board Output 14
OUT4GGIO19[e]	Ind15.stVal	OUT415	Third Optional I/O Board Output 15
OUT4GGIO19[e]	Ind16.stVal	OUT416	Third Optional I/O Board Output 16
OUT5GGIO18[f]	Ind01.stVal	OUT501	Fourth Optional I/O Board Output 1
OUT5GGIO18[f]	Ind02.stVal	OUT502	Fourth Optional I/O Board Output 2
OUT5GGIO18[f]	Ind03.stVal	OUT503	Fourth Optional I/O Board Output 3
• • •			
OUT5GGIO18[f]	Ind14.stVal	OUT514	Fourth Optional I/O Board Output 14
OUT5GGIO18[f]	Ind15.stVal	OUT515	Fourth Optional I/O Board Output 15
OUT5GGIO18[f]	Ind16.stVal	OUT516	Fourth Optional I/O Board Output 16
PBLEDGGIO8	Ind01.stVal	PB1_LED	Pushbutton 1 LED
PBLEDGGIO8	Ind02.stVal	PB2_LED	Pushbutton 2 LED
PBLEDGGIO8	Ind03.stVal	PB3_LED	Pushbutton 3 LED
PBLEDGGIO8	Ind04.stVal	PB4_LED	Pushbutton 4 LED
PBLEDGGIO8	Ind05.stVal	PB5_LED	Pushbutton 5 LED
PBLEDGGIO8	Ind06.stVal	PB6_LED	Pushbutton 6 LED
PBLEDGGIO8	Ind07.stVal	PB7_LED	Pushbutton 7 LED
PBLEDGGIO8	Ind08.stVal	PB8_LED	Pushbutton 8 LED
PBLEDGGIO8	Ind09.stVal	PB9_LED	Pushbutton 9 LED
PBLEDGGIO8	Ind10.stVal	PB10LED	Pushbutton 10 LED
PBLEDGGIO8	Ind11.stVal	PB11LED	Pushbutton 11 LED
PBLEDGGIO8	Ind12.stVal	PB12LED	Pushbutton 12 LED
PLTGGIO2	Ind01.stVal	PLT01	Protection Latch 1
PLTGGIO2	Ind02.stVal	PLT02	Protection Latch 2
PLTGGIO2	Ind03.stVal	PLT03	Protection Latch 3

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 9 of 12)

Logical Node	Attribute	Data Source	Comment
• • •			
PLTGGIO2	Ind30.stVal	PLT30	Protection Latch 30
PLTGGIO2	Ind31.stVal	PLT31	Protection Latch 31
PLTGGIO2	Ind32.stVal	PLT32	Protection Latch 32
PSVGGIO1	Ind01.stVal	PSV01	Protection SELOGIC Variable 1
PSVGGIO1	Ind02.stVal	PSV02	Protection SELOGIC Variable 2
PSVGGIO1	Ind03.stVal	PSV03	Protection SELOGIC Variable 3
• • •			
PSVGGIO1	Ind62.stVal	PSV62	Protection SELOGIC Variable 62
PSVGGIO1	Ind63.stVal	PSV63	Protection SELOGIC Variable 63
PSVGGIO1	Ind64.stVal	PSV64	Protection SELOGIC Variable 64
RMBAGGIO9	Ind01.stVal	RMB1A	Channel A Receive Mirrored Bit 1
RMBAGGIO9	Ind02.stVal	RMB2A	Channel A Receive Mirrored Bit 2
RMBAGGIO9	Ind03.stVal	RMB3A	Channel A Receive Mirrored Bit 3
RMBAGGIO9	Ind04.stVal	RMB4A	Channel A Receive Mirrored Bit 4
RMBAGGIO9	Ind05.stVal	RMB5A	Channel A Receive Mirrored Bit 5
RMBAGGIO9	Ind06.stVal	RMB6A	Channel A Receive Mirrored Bit 6
RMBAGGIO9	Ind07.stVal	RMB7A	Channel A Receive Mirrored Bit 7
RMBAGGIO9	Ind08.stVal	RMB8A	Channel A Receive Mirrored Bit 8
RMBBGGIO11	Ind01.stVal	RMB1B	Channel B Receive Mirrored Bit 1
RMBBGGIO11	Ind02.stVal	RMB2B	Channel B Receive Mirrored Bit 2
RMBBGGIO11	Ind03.stVal	RMB3B	Channel B Receive Mirrored Bit 3
RMBBGGIO11	Ind04.stVal	RMB4B	Channel B Receive Mirrored Bit 4
RMBBGGIO11	Ind05.stVal	RMB5B	Channel B Receive Mirrored Bit 5
RMBBGGIO11	Ind06.stVal	RMB6B	Channel B Receive Mirrored Bit 6
RMBBGGIO11	Ind07.stVal	RMB7B	Channel B Receive Mirrored Bit 7
RMBBGGIO11	Ind08.stVal	RMB8B	Channel B Receive Mirrored Bit 8
RTCAGGIO1	Ind01.stVal	RTCAD01	RTC Remote Data Bits, Channel A, bit 1
RTCAGGIO1	Ind02.stVal	RTCAD02	RTC Remote Data Bits, Channel A, bit 2
RTCAGGIO1	Ind03.stVal	RTCAD03	RTC Remote Data Bits, Channel A, bit 3
• • •			
RTCAGGIO1	Ind14.stVal	RTCAD14	RTC Remote Data Bits, Channel A, bit 14
RTCAGGIO1	Ind15.stVal	RTCAD15	RTC Remote Data Bits, Channel A, bit 15
RTCAGGIO1	Ind16.stVal	RTCAD16	RTC Remote Data Bits, Channel A, bit 16
RTCBGGIO2	Ind01.stVal	RTCBD01	RTC Remote Data Bits, Channel B, bit 1
RTCBGGIO2	Ind02.stVal	RTCBD02	RTC Remote Data Bits, Channel B, bit 2

NOTE: Not all relays support the RMBAGGIO9 and RMBBGGIO11 logical nodes.

NOTE: Not all relays support synchrophasor real-time control (RTC) logical nodes.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 10 of 12)

Logical Node	Attribute	Data Source	Comment
RTCBGGIO2	Ind03.stVal	RTCBD03	RTC Remote Data Bits, Channel B, bit 3
• • •			
RTCBGGIO2	Ind14.stVal	RTCBD14	RTC Remote Data Bits, Channel B, bit 14
RTCBGGIO2	Ind15.stVal	RTCBD15	RTC Remote Data Bits, Channel B, bit 15
RTCBGGIO2	Ind16.stVal	RTCBD16	RTC Remote Data Bits, Channel B, bit 16
RTDHGGIO1	Ind01.stVal	RTD01ST	RTD Status for Channel 1
RTDHGGIO1	Ind02.stVal	RTD02ST	RTD Status for Channel 2
RTDHGGIO1	Ind03.stVal	RTD03ST	RTD Status for Channel 3
RTDHGGIO1	Ind04.stVal	RTD04ST	RTD Status for Channel 4
RTDHGGIO1	Ind05.stVal	RTD05ST	RTD Status for Channel 5
RTDHGGIO1	Ind06.stVal	RTD06ST	RTD Status for Channel 6
RTDHGGIO1	Ind07.stVal	RTD07ST	RTD Status for Channel 7
RTDHGGIO1	Ind08.stVal	RTD08ST	RTD Status for Channel 8
RTDHGGIO1	Ind09.stVal	RTD09ST	RTD Status for Channel 9
RTDHGGIO1	Ind10.stVal	RTD10ST	RTD Status for Channel 10
RTDHGGIO1	Ind11.stVal	RTD11ST	RTD Status for Channel 11
RTDHGGIO1	Ind12.stVal	RTD12ST	RTD Status for Channel 12
SGGGIO1	Ind01.stVal	SG1	Settings Group 1 active
SGGGIO1	Ind02.stVal	SG2	Settings Group 2 active
SGGGIO1	Ind03.stVal	SG3	Settings Group 3 active
SGGGIO1	Ind04.stVal	SG4	Settings Group 4 active
SGGGIO1	Ind05.stVal	SG5	Settings Group 5 active
SGGGIO1	Ind06.stVal	SG6	Settings Group 6 active
SGGGIO1	Ind07.stVal	CHSG	Settings group change
SGGGIO1	Ind08.stVal	GRPSW	Pulsed alarm for group switches
TLEDGGIO7	Ind01.stVal	EN	Relay enabled
TLEDGGIO7	Ind02.stVal	TRIPLED	Trip LED
TLEDGGIO7	Ind03.stVal	TLED_1	Target LED 1
TLEDGGIO7	Ind04.stVal	TLED_2	Target LED 2
TLEDGGIO7	Ind05.stVal	TLED_3	Target LED 3
TLEDGGIO7	Ind06.stVal	TLED_4	Target LED 4
TLEDGGIO7	Ind07.stVal	TLED_5	Target LED 5
TLEDGGIO7	Ind08.stVal	TLED_6	Target LED 6
TLEDGGIO7	Ind09.stVal	TLED_7	Target LED 7
TLEDGGIO7	Ind10.stVal	TLED_8	Target LED 8
TLEDGGIO7	Ind11.stVal	TLED_9	Target LED 9
TLEDGGIO7	Ind12.stVal	TLED_10	Target LED 10
TLEDGGIO7	Ind13.stVal	TLED_11	Target LED 11
TLEDGGIO7	Ind14.stVal	TLED_12	Target LED 12

NOTE: Not all relays support logical node RTDHGGIO1 for RTD inputs.

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 11 of 12)

Logical Node	Attribute	Data Source	Comment
TLEDGGIO7	Ind15.stVal	TLED_13	Target LED 13
TLEDGGIO7	Ind16.stVal	TLED_14	Target LED 14
TLEDGGIO7	Ind17.stVal	TLED_15	Target LED 15
TLEDGGIO7	Ind18.stVal	TLED_16	Target LED 16
TLEDGGIO7	Ind19.stVal	TLED_17	Target LED 17
TLEDGGIO7	Ind20.stVal	TLED_18	Target LED 18
TLEDGGIO7	Ind21.stVal	TLED_19	Target LED 19
TLEDGGIO7	Ind22.stVal	TLED_20	Target LED 20
TLEDGGIO7	Ind23.stVal	TLED_21	Target LED 21
TLEDGGIO7	Ind24.stVal	TLED_22	Target LED 22
TLEDGGIO7	Ind25.stVal	TLED_23	Target LED 23
TLEDGGIO7	Ind26.stVal	TLED_24	Target LED 24
TMBAGGIO10	Ind01.stVal	TMB1A	Channel A Transmit Mirrored Bit 1
TMBAGGIO10	Ind02.stVal	TMB2A	Channel A Transmit Mirrored Bit 2
TMBAGGIO10	Ind03.stVal	TMB3A	Channel A Transmit Mirrored Bit 3
TMBAGGIO10	Ind04.stVal	TMB4A	Channel A Transmit Mirrored Bit 4
TMBAGGIO10	Ind05.stVal	TMB5A	Channel A Transmit Mirrored Bit 5
TMBAGGIO10	Ind06.stVal	TMB6A	Channel A Transmit Mirrored Bit 6
TMBAGGIO10	Ind07.stVal	TMB7A	Channel A Transmit Mirrored Bit 7
TMBAGGIO10	Ind08.stVal	TMB8A	Channel A Transmit Mirrored Bit 8
TMBBGGIO12	Ind01.stVal	TMB1B	Channel B Transmit Mirrored Bit 1
TMBBGGIO12	Ind02.stVal	TMB2B	Channel B Transmit Mirrored Bit 2
TMBBGGIO12	Ind03.stVal	TMB3B	Channel B Transmit Mirrored Bit 3
TMBBGGIO12	Ind04.stVal	TMB4B	Channel B Transmit Mirrored Bit 4
TMBBGGIO12	Ind05.stVal	TMB5B	Channel B Transmit Mirrored Bit 5
TMBBGGIO12	Ind06.stVal	TMB6B	Channel B Transmit Mirrored Bit 6
TMBBGGIO12	Ind07.stVal	TMB7B	Channel B Transmit Mirrored Bit 7
TMBBGGIO12	Ind08.stVal	TMB8B	Channel B Transmit Mirrored Bit 8
TMGGIO1	Ind01.stVal	TIRIG	Assert while time is based on IRIG for both mark and value
TMGGIO1	Ind02.stVal	TSOK	Assert if current time source accuracy is sufficient for synchronized phasor measurements
TMGGIO1	Ind03.stVal	BNC_OK	IRIG-B signal from BNC port is available and has sufficient quality
TMGGIO1	Ind04.stVal	SER_OK	IRIG-B signal from Serial Port 1 is available and has sufficient quality
TMGGIO1	Ind05.stVal	PTP_OK	PTP is available and has sufficient quality
TMGGIO1	Ind06.stVal	TPTP	Assert while time is based on valid PTP source
TMGGIO1	Ind07.stVal	TSNTPB	Relay time is based on SNTP by using the backup server

Table 17.22 Logical Device: ANN (Annunciation) (Sheet 12 of 12)

Logical Node	Attribute	Data Source	Comment
TMGGIO1	Ind08.stVal	TSNTPP	Relay time is based on SNTP by using the primary server
VBGGIO1	Ind001.stVal	VB001	Virtual Bit 001
VBGGIO1	Ind002.stVal	VB002	Virtual Bit 002
VBGGIO1	Ind003.stVal	VB003	Virtual Bit 003
• • •			
VBGGIO1	Ind126.stVal	VB126	Virtual Bit 126
VBGGIO1	Ind127.stVal	VB127	Virtual Bit 127
VBGGIO1	Ind128.stVal	VB128	Virtual Bit 128
VBGGIO2	Ind129.stVal	VB129	Virtual Bit 129
VBGGIO2	Ind130.stVal	VB130	Virtual Bit 130
VBGGIO2	Ind131.stVal	VB131	Virtual Bit 131
• • •			
VBGGIO2	Ind254.stVal	VB254	Virtual Bit 254
VBGGIO2	Ind255.stVal	VB255	Virtual Bit 255
VBGGIO2	Ind256.stVal	VB256	Virtual Bit 256

[a] I60MOD is an internal data source derived from the I850MOD analog quantity and ~~it~~ is not available to the user.

[b] If enabled, value = 1. If disabled, value = 3.

[c] Only applicable to SEL-400 series relays with SV support and the SEL-411L with 87L over Ethernet.

[d] Not all SEL-400 series relays support main board inputs.

[e] Not all SEL-400 series relays support a third interface board.

[f] Not all SEL-400 series relays support four interface boards.

[g] Not all SEL-400 series relays support main board outputs.

SEL Nameplate Data

The CID file contains information that describes the physical device attributes according to IEC 61850 standards. The LN0 logical node of each logical device contains the Nameplate DOI (instantiated data object) with the following data.

Table 17.23 SEL Nameplate Data

Data Attribute	Value
vendor	"SEL"
swRev	Contents of FID string from **ID** command
d	Description of LD
configRev	Always 0
1dNs	IEC 61850-7-4:2007A

Protocol Implementation Conformance Statement

Table 17.24 and *Table 17.25* are as shown in the IEC 61850 standard, Part 8-1, Section 24. Note that because the standard explicitly dictates which services and functions must be implemented to achieve conformance, only the optional services and functions are listed.

Table 17.24 PICS for A-Profile Support

Profile		Client	Server	Value/Comment
A1	Client/Server	N	Y	
A2	GOOSE/GSE management	Y	Y	Only GOOSE, not GSSE management
A3	GSSE	N	N	
A4	Time Sync	N	N	

Table 17.25 PICS for T-Profile Support

Profile		Client	Server	Value/Comment
T1	TCP/IP	N	Y	
T2	OSI	N	N	
T3	GOOSE/GSE	Y	Y	Only GOOSE, not GSSE
T4	GSSE	N	N	
T5	Time Sync	N	N	

Refer to the *ACSI Conformance Statements on page 17.65* for information on the supported services.

MMS Conformance

The manufacturing message specification (MMS) stack provides the basis for many IEC 61850 protocol services. *Table 17.26* defines the service support requirement and restrictions of the MMS services in the SEL-400 series devices. Generally, only those services whose implementation is not mandatory are shown. Refer to the IEC 61850 standard Part 8-1 for more information.

Table 17.26 MMS Service Supported Conformance (Sheet 1 of 3)

MMS Service Supported CBB	Client-CR	Server-CR
	Supported	Supported
status		Y
getNameList		Y
identify		Y
rename		
read		Y
write		Y
getVariableAccessAttributes		Y
defineNamedVariable		
defineScatteredAccess		
getScatteredAccessAttributes		

Table 17.26 MMS Service Supported Conformance (Sheet 2 of 3)

MMS Service Supported CBB	Client-CR	Server-CR
	Supported	Supported
deleteVariableAccess		
defineNamedVariableList		
getNamedVariableListAttributes		Y
deleteNamedVariableList		
defineNamedType		
getNamedTypeAttributes		
deleteNamedType		
input		
output		
takeControl		
relinquishControl		
defineSemaphore		
deleteSemaphore		
reportPoolSemaphoreStatus		
reportSemaphoreStatus		
initiateDownloadSequence		
downloadSegment		
terminateDownloadSequence		
initiateUploadSequence		
uploadSegment		
terminateUploadSequence		
requestDomainDownload		
requestDomainUpload		
loadDomainContent		
storeDomainContent		
deleteDomain		
getDomainAttributes		Y
createProgramInvocation		
deleteProgramInvocation		
start		
stop		
resume		
reset		
kill		
getProgramInvocationAttributes		
obtainFile		Y
defineEventCondition		
deleteEventCondition		
getEventConditionAttributes		
reportEventConditionStatus		

Table 17.26 MMS Service Supported Conformance (Sheet 3 of 3)

MMS Service Supported CBB	Client-CR	Server-CR
	Supported	Supported
alterEventConditionMonitoring		
triggerEvent		
defineEventAction		
deleteEventAction		
alterEventEnrollment		
reportEventEnrollmentStatus		
getEventEnrollmentAttributes		
acknowledgeEventNotification		
getAlarmSummary		
getAlarmEnrollmentSummary		
readJournal		
writeJournal		
initializeJournal		
reportJournalStatus		
createJournal		
deleteJournal		
fileOpen		Y
fileRead		Y
fileClose		Y
fileRename		
fileDelete		Y
fileDirectory		Y
unsolicitedStatus		
informationReport		Y
eventNotification		
attachToEventCondition		
attachToSemaphore		
conclude		Y
cancel		Y
getDataExchangeAttributes		
exchangeData		
defineAccessControlList		
getAccessControlListAttributes		
reportAccessControlledObjects		
deleteAccessControlList		
alterAccessControl		
reconfigureProgramInvocation		

Table 17.27 lists specific settings for the MMS parameter conformance building block (CBB).

Table 17.27 MMS Parameter CBB

MMS Parameter CBB	Client-CR	Server-CR
	Supported	Supported
STR1		Y
STR2		Y
VNAM		Y
VADR		Y
VALT		Y
TPY		Y
VLIS		Y
CEI		

The following variable access conformance statements are listed in the order specified in the IEC 61850 standard, Part 8-1. Generally, only those services whose implementation is not mandatory are shown. Refer to the IEC 61850 standard Part 8-1 for more information.

Table 17.28 AlternateAccessSelection Conformance Statement

AlternateAccessSelection	Client-CR	Server-CR
	Supported	Supported
accessSelection		Y
component		Y
index		
indexRange		
allElements		
alternateAccess		Y
selectAccess		Y
component		Y
index		
indexRange		
allElements		

Table 17.29 VariableAccessSpecification Conformance Statement

VariableAccessSpecification	Client-CR	Server-CR
	Supported	Supported
listOfVariable		Y
variableSpecification		Y
alternateAccess		Y
variableListName		Y

Table 17.30 VariableSpecification Conformance Statement

VariableSpecification	Client-CR	Server-CR
	Supported	Supported
name		Y
address		
variableDescription		
scatteredAccessDescription		
invalidated		

Table 17.31 Read Conformance Statement

Read	Client-CR	Server-CR
	Supported	Supported
Request		
specificationWithResult		
variableAccessSpecification		
Response		
variableAccessSpecification		Y
listOfAccessResult		Y

Table 17.32 GetVariableAccessAttributes Conformance Statement

GetVariableAccessAttributes	Client-CR	Server-CR
	Supported	Supported
Request		
name		
address		
Response		
mmsDeletable		
address		
typeSpecification		

Table 17.33 DefineNamedVariableList Conformance Statement

DefineVariableAccessAttributes	Client-CR	Server-CR
	Supported	Supported
Request		
variableListName		
listOfVariable		
variableSpecification		
alternateAccess		
Response		

Table 17.34 GetNamedVariableListAttributes Conformance Statement

GetNamedVariableListAttributes	Client-CR	Server-CR
	Supported	Supported
Request		
ObjectName		
Response		
mmsDeletable		Y
listOfVariable		Y
variableSpecification		Y
alternateAccess		Y

Table 17.35 DeleteNamedVariableList Conformance Statement

DeleteNamedVariableList	Client-CR	Server-CR
	Supported	Supported
Request		
Scope		
listOfVariableListName		
domainName		
Response		
numberMatched		
numberDeleted		
DeleteNamedVariableList-Error		

GOOSE Services Conformance Statement

Table 17.36 GOOSE Conformance

	Subscriber	Publisher	Value/Comment
GOOSE Services	Y	Y	
SendGOOSEMessage		Y	
GetGoReference			
GetGOOSEElementNumber			
GetGoCBValues		Y	
SetGoCBValues			
GSENotSupported			
GOOSE Control Block (GoCB)		Y	

ACSI Conformance Statements

Table 17.37 Basic Conformance Statement

Services		Client/ Subscriber[a]	Server/ Publisher[a]	Value/ Comments[a]
Client-Server Roles				
B11	Server side (of TWO-PARTY-APPLICATION-ASSOCIATION)		Y	
B12	Client side (of TWO-PARTY-APPLICATION-ASSOCIATION)			
SCSMs Supported				
B21	SCSM: IEC 6185-8-1 used		Y	
B22	SCSM: IEC 6185-9-1 used			Deprecated in Edition 2
B23	SCSM: IEC 6185-9-2 used			
B24	SCSM: other			
Generic Substation Event (GSE) Model				
B31	Publisher side		Y	
B32	Subscriber side	Y		
Transmission of Sampled Value Model (SVC)				
B41	Publisher side		Y	
B42	Subscriber side	Y		

[a] Y = supported
N or blank = not supported

Table 17.38 ACSI Models Conformance Statement (Sheet 1 of 2)

		Client/Subscriber[a]	Server/Publisher[a]	Value/Comments
If Server Side (B11) and/or Client Side (B12) Supported				
M1	Logical device		Y	
M2	Logical node		Y	
M3	Data		Y	
M4	Data set		Y	
M5	Substitution			
M6	Setting group control		Y	
Reporting				
M7	Buffered report control		Y	
M7–1	sequence-number		Y	
M7–2	report-time-stamp		Y	
M7–3	reason-for-inclusion		Y	
M7–4	data-set-name		Y	
M7–5	data-reference		Y	
M7–6	buffer-overflow		Y	
M7–7	entryID		Y	
M7–8	BufTim		Y	
M7–9	IntgPd		Y	
M7–10	GI		Y	

Table 17.38 ACSI Models Conformance Statement (Sheet 2 of 2)

		Client/Subscriber[a]	Server/Publisher[a]	Value/Comments
M7–11	conf-revision		Y	
M8	Unbuffered report control		Y	
M8–1	sequence-number		Y	
M8–2	report-time-stamp		Y	
M8–3	reason-for-inclusion		Y	
M8–4	data-set-name		Y	
M8–5	data-reference		Y	
M8–6	BufTim		Y	
M8–7	IntgPd		Y	
M8–8	GI		Y	
M8–9	conf-revision		Y	
	Logging			
M9	Log control			
M9–1	IntgPd			
M10	Log			
M11	Control		Y	
M17	File transfer		Y	
M18	Application association		Y	
M19	GOOSE control block		Y	
M20	Sampled Value control block			
	If GSE (B31/32) Is Supported			
M12	GOOSE		Y	
M13	GSSE			Deprecated in Edition 2
	If SVC (B41/42) Is Supported			
M14	Multicast SVC			
M15	Unicast SVC			
	For All IEDs			
M16	Time		Y	Time source with required accuracy shall be available. Only the time master is an SNTP (Mode 4 response) time server. All other client/server devices require SNTP (Mode 3 request) clients.

[a] Y = supported
N or blank = not supported

Table 17.39 ACSI Service Conformance Statement (Sheet 1 of 3)

Services			AA: TP/MC	Client (C)	Server (S)	Comments
Server						
S1	1, 2	GetServerDirectory (LOGICAL-DEVICE)	TP		Y	
Application Association						
S2	1, 2	Associate			Y	
S3	1, 2	Abort			Y	
S4	1, 2	Release			Y	
Logical Device						
S5	1, 2	GetLogicalDeviceDirectory	TP		Y	
Logical Node						
S6	1, 2	GetLogicalNodeDirectory	TP		Y	
S7	1, 2	GetAllDataValues	TP		Y	
Data						
S8	1, 2	GetDataValues	TP		Y	
S9	1, 2	SetDataValues	TP			
S10	1, 2	GetDataDirectory	TP		Y	
S11	1, 2	GetDataDefinition	TP		Y	
Data Set						
S12	1, 2	GetDataSetValues	TP		Y	
S13	1, 2	SetDataSetValues	TP			
S14	1, 2	CreateDataSet	TP			
S15	1, 2	DeleteDataSet	TP			
S16	1, 2	GetDataSetDirectory	TP		Y	
Substitution						
S17	1	SetDataValues	TP			
Setting Group Control						
S18	1, 2	SelectActiveSG	TP		Y	
S19	1, 2	SelectEditSG	TP			
S20	1, 2	SetEditSGValues	TP			
S21	1, 2	ConfirmEditSGValues	TP			
S22	1, 2	GetEditSGValues	TP			
S23	1, 2	GetSGCBValues	TP		Y	
Reporting						
Buffered Report Control Block (BRCB)						
S24	1, 2	Report	TP		Y	
S24–1	1, 2	data-change (dchg)			Y	
S24–2	1, 2	quality-change (qchg)			Y	
S24–3	1, 2	data-update (dupd)				
S25	1, 2	GetBRCBValues	TP		Y	
S26	1, 2	SetBRCBValues	TP		Y	

Table 17.39 ACSI Service Conformance Statement (Sheet 2 of 3)

Services			AA: TP/MC	Client (C)	Server (S)	Comments
Unbuffered Report Control Block (URCB)						
S27	1, 2	Report	TP		Y	
S27–1	1, 2	data-change (dchg)			Y	
S27–2	1, 2	quality-change (qchg)			Y	
S27–3	1, 2	data-update (dup)				
S28	1, 2	GetURCBValues	TP		Y	
S29	1, 2	SetURCBValues	TP		Y	
Logging						
Log Control Block						
S30	1, 2	GetLCBValues	TP			
S31	1, 2	SetLCBValues	TP			
Log						
S32	1, 2	QueryLogByTime	TP			
S33	1, 2	QueryLogAfter	TP			
S34	1, 2	GetLogStatusValues	TP			
Generic Substation Event Model (GSE)						
GOOSE						
S35	1, 2	SendGOOSEMessage	MC		Y	
GOOSE-CONTROL-BLOCK						
S36	1, 2	GetGoReference	TP			
S37	1, 2	GetGOOSEElementNumber	TP			
S38	1, 2	GetGoCBValues	TP		Y	
S39	1, 2	SetGoCBValues	TP			
GSSE						
S40	1	SendGSSEMessage	MC			Deprecated in Edition 2
GSSE-CONTROL-BLOCK						
S41	1	GetReference	TP			Deprecated in Edition 2
S42	1	GetGSSEElementNumber	TP			Deprecated in Edition 2
S43	1	GetGsCBValues	TP			Deprecated in Edition 2
S44	1	SetGsCBValues	TP			Deprecated in Edition 2
Transmission of Sampled Value Model (SVC)						
Multicast SV						
S45	1, 2	SendMSVMessage	MC		Y	
Multicast Sampled Value Control Block						
S46	1, 2	GetMSVCBValues	TP		Y	
S47	1, 2	SetMSVCBValues	TP			
Unicast SV						
S48	1, 2	SendUSVMessage	TP			
Unicast Sampled Value Control Block						
S49	1, 2	GetUSVCBValues	TP			
S50	1, 2	SetUSVCBValues	TP			

Table 17.39 ACSI Service Conformance Statement (Sheet 3 of 3)

Services			AA: TP/MC	Client (C)	Server (S)	Comments
Control						
S51	1, 2	Select				
S52	1, 2	SelectWithValue	TP		Y	
S53	1, 2	Cancel	TP		Y	
S54	1, 2	Operate	TP		Y	
S55	1, 2	CommandTermination	TP		Y	
S56	1, 2	TimeActivatedOperate	TP			
File Transfer						
S57	1, 2	GetFile	TP		Y	
S58	1, 2	SetFile	TP			
S59	1, 2	DeleteFile	TP			
S60	1, 2	GetFileAttributeValues	TP		Y	
S61	1, 2	GetServerDirectory (FILE SYSTEM)	TP		Y	
Time						
T1	1, 2	Time resolution of internal clock			20	Nearest negative power of 2 in seconds (Number 0 . . . 24)
T2	1, 2	Time accuracy of internal clock			IRIG-B T4 PTP T4 SNTP T0	TL (ms) (low-accuracy), T3 < 7) (only Ed. 2) T0 (ms) (≤ 10 ms), 7 ≤ T3 < 10 T1 (µs) (≤ 1 ms), 10 ≤ T3 < 13 T2 (µs) (≤ 100 µS), 13 ≤ T3 < 15 T3 (µs) (≤ 25 µS), 15 ≤ T3 < 18 T4 (µs) (≤ 25 µS), 15 ≤ T3 < 18 T5 (µs) (≤ 1 µS), T3 ≥ 20
T3	1, 2	Supported TimeStamp resolution			IRIGB 18 PTP 18 SNTP 7	Nearest value of 2^n in seconds (Number 0 . . . 24)

Potential Client and Automation Application Issues With Edition 2 Upgrades

The following are issues that IEC 61850 Edition 1 (Ed1)-based client or automation applications may experience with IEC 61850 Edition 2 (Ed2) ICD and firmware changes. However, such issues may be resolved by reconfiguring the client or automation application or worked around by restoring the Ed1 (CID) configuration. None of these should prevent a client application from dynamically discovering the data in the IED as long as the application adheres to the

specification of the standard. Note that upgrading to Ed2 firmware will not break existing Ed1 configurations (CID files) in the field, nor require loading an Ed2 version of the CID file.

Unexpected Error Messages

Some MMS and control errors have been changed in Ed2. Hence, the firmware now issues only the Ed2-compliant errors. Clients or automation applications that rely on the Ed1-compliant errors will not function correctly. You can resolve this by reconfiguring the client or automation application to accept Ed2-compliant errors.

Missing or Unknown Data Objects and Attributes

Ed2 has changed some data object and attribute names, as well as the data types of some attributes. Ed2 also prohibits the use of proprietary CDCs. See *Common Logical Nodes on page 17.40* and the logical nodes tables in each product-specific manual to determine the Ed2 names. This may cause the failure of clients or automation applications that rely on the Ed1 names. A workaround is to use the Ed1 version of the CID file, if available, to configure the IED. You can also resolve this by reconfiguring the client or automation application to accept the Ed2 names.

Unable to Find Operate Time-Out

A proprietary method was used to specify the operate time-out of control objects in the CID files. A client or automation application that relies on this proprietary method will fail to find the operate time-out in the CID file. A workaround is to use the Ed1 CID file to configure the IED. You can also resolve this by reconfiguring the client or automation application to accept the Ed2 control object operate time-outs.

Unexpected Control Block Data Attribute Type

The string type data attributes in control blocks (RptID, DatSet, etc.) have been changed from a maximum length of 65 to 129 characters, i.e., VisString65 to VisString129. Some clients and automation applications might see this as an error when the type is reported in the MMS GetVariableAccessAttributes response. You can resolve this by reconfiguring the client or automation application.

Unexpected Reports

Ed2 requires report buffering to start when the device is turned on, unlike in the Ed1 implementation where report buffering started after the first report enable. If a client or automation application relies on the Ed1 behavior, it might fail or indicate an error if the IED sends buffered reports immediately after the first enable. You can resolve this by reconfiguring the client or automation application.

Failure to Reselect a Control Object Before the Time-Out

In Ed1, if a client reselected a control object before the select-before-operate time-out expired, the reselection would succeed and cause the selected time-out to restart. According to Ed2, this reselection is supposed to fail. Ed1-based cli-

ents or automation applications that rely on successful reselection might operate incorrectly. You can resolve this by reconfiguring the client or automation application.

Test Control Commands Fail Immediately

In Ed1, if the test attribute was set in a control command structure, the relay would accept the command but perform no action on the target control object. With enhanced control models, the IED would eventually report an operate time-out error after the operate time-out expired. However, in Ed2, any such test commands will fail immediately with an error indicating that the command is blocked because the IED is not in the appropriate mode. Clients or automation applications that depend on the Ed1 behavior might fail. You can resolve this by reconfiguring the client or automation application.

No Reports

Ed2 specifies that no reports are to be generated for a deadbanded attribute if the deadband is set to 0. Previously in Ed1, a deadband of 0 would cause the relay to generate reports for any change in the instantaneous value. Ed1-based clients or automation applications might not operate correctly because of the lack of reports. You can resolve this by reconfiguring the client or automation application.

This page intentionally left blank

SECTION 18

Synchrophasors

Most SEL-400 series relays can be configured to function as a phasor measurement unit (PMU).

This section covers:

- *Synchrophasor Measurement on page 18.3*
- *Settings for Synchrophasors on page 18.6*
- *Synchrophasor Quantities on page 18.18*
- *View Synchrophasors by Using the MET PM Command on page 18.21*
- *IEEE C37.118 Synchrophasor Protocol on page 18.23*
- *SEL Fast Message Synchrophasor Protocol on page 18.29*
- *Control Capabilities on page 18.33*
- *PMU Recording Capabilities on page 18.42*

Introduction

The word synchrophasor is derived from two words: synchronized phasor. Synchrophasor measurement refers to the concept of providing measurements taken on a synchronized schedule in multiple locations. A high-accuracy clock, commonly a Global Positioning System (GPS) receiver such as the SEL-2407 Satellite-Synchronized Clock, makes synchrophasor measurement possible.

The availability of an accurate time reference over a large geographic area allows multiple devices, such as a number of relays, to synchronize the gathering of power system data. The accurate clock allows precise event report triggering and other offline analysis functions.

The Global settings class contains the synchrophasor settings, including the choice of Synchrophasor Protocol and the synchrophasor data set the relay will transmit. The Port settings class selects which port(s) are configured for Synchrophasor Protocol use.

The high-accuracy timekeeping function generates status Relay Word bits and time-quality information that is important for synchrophasor measurement. Some protection SELOGIC variables, and programmable digital trigger information (IEEE C37.118 protocol only) is also added to the Relay Word bits for synchrophasors (see Synchrophasor Relay Word Bits).

When synchrophasor measurement is enabled, the relay creates the synchrophasor data set at a rate of either 50 or 60 times per second, depending on the nominal system frequency (Global setting NFREQ). This data set, including time-of-sample, is available in analog quantities in the relay (see Synchrophasor Analog Quantities). You can view synchrophasor data over the relay ASCII terminal interface (see *View Synchrophasors by Using the MET PM Command on page 18.21*).

The value of synchrophasor data increases greatly when the data can be shared over a communications network in real time. Two Synchrophasor Protocols are available in the relay that allow for a centralized device to collect data efficiently from several PMUs. Some possible uses of a system-wide synchrophasor system include the following:

- Power system state measurement
- Wide-area network protection and control schemes
- Small-signal analysis
- Power system disturbance analysis

The SEL-5078-2 SYNCHROWAVE Central Software quickly translates power system data into visual information. It is a powerful yet easy-to-use solution for displaying and analyzing real-time streaming data, archived data, and relay event data, and provides a time-synchronized, wide-area view of your system. SYNCHROWAVE Central includes Event Viewer, providing engineers and operators the ability to view PMU data and perform event analysis by viewing relay event reports directly from SYNCHROWAVE Central.

NOTE: The SEL-3555 RTAC with the SVP library has replaced the SEL-3378, which is no longer in production, but you can still use the SEL-3378 in the examples in this section.

The SEL-3555 Real-Time Automation Controller (RTAC) is a real-time synchrophasor programmable logic controller. Use the SEL-3555 to collect synchrophasor messages from relays and PMUs. The SEL-3555 time-aligns incoming messages and processes these messages with an internal logic engine. Additionally, the SEL-3555 can send calculated or derived data to devices such as other synchrophasor vector processors (SVPs), phasor data concentrators (PDCs), and monitoring systems.

In any installation, the relay can use only one of the synchrophasor message formats, SEL Fast Message Synchrophasor, or IEEE C37.118, as selected by Global setting MFRMT. The chosen format is available on multiple serial ports when port setting(s) PROTO := PMU. IEEE C37.118 is available over Ethernet when the Port 5 setting EPMIP = Y.

NOTE: The SEL-400G does not support SEL Fast Message Synchophasor protocol.

With either the SEL Fast Message or IEEE C37.118 synchrophasor format, the relay can receive control operation commands over the same channel used for synchrophasor data transmission. These commands are SEL Fast Operate messages, which are described in *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.

After enabling the data recording function with the Global EPMDR settings, record synchrophasor data using the PMTRIG setting. When PMTRIG asserts, the relay records synchrophasor data in binary format (IEEE C37.118 data format compliant) for the duration specified with the PMLER setting. The relay stores these files in the synchrophasor subdirectory in the relay.

You can configure the relay to receive IEEE C37.118 protocol synchrophasor data. The relay receives the data over a serial connection and stores these data in Analog Quantities. Time-alignment is automatic. Use the local phasor data and as many as two remote sets of phasor data in SELOGIC equations.

Synchrophasor Measurement

NOTE: This section describes IEEE C37.118-2005-compliant devices. For IEEE C37.118-2011-compliant devices, see the product-specific manual.

The PMU uses the signal processing shown in *Figure 18.1* to measure the synchrophasors. The input signal passes through a traditional anti-aliasing low-pass filter (LPF). This filter has a cutoff frequency of 250 Hz. The PMU decimates this 8 kHz filtered data by eight and then processes the resulting data at 1 kHz.

The PMU then modulates the 1 kHz data with two sinusoids, each 90 degrees apart to produce real and imaginary components of the synchrophasor. The modulating sinusoids are synchronized to absolute time to provide an absolute time reference for the synchrophasor. Also an angular compensation factor compensates for the phase shift introduced by the PMU hardware and software.

The modulated data are filtered using low-pass filters. The filter coefficients are based on NFREQ, PMAPP, and MRATE. The filtered data provides good attenuation for harmonics and interharmonics. For PMAPP = F and N the attenuation is 20 dB. For PMAPP = 1 the attenuation is 40 dB.




Figure 18.1 Synchrophasor Processing Block Diagram

Figure 18.2 shows the magnitude frequency response of the synchronized phasor measurement for PMAPP = F, N, and 1 for MRATE = 60.




Figure 18.2 Magnitude Frequency Response

After low-pass filtering, the data are decimated to the nominal power system frequency (NFREQ).

If frequency-based phasor compensation is enabled (PHCOMP = Y), the relay calculates a compensation factor based on the measured synchrophasor frequency (FREQPM) and filter configuration (based on NFREQ, MRATE, and PMAPP). The PMU then corrects the measured synchrophasors by this factor.

Using the V*m*COMP and I*n*COMP settings, the PMU compensates the voltage and current synchrophasors for any externally introduced phase angle errors. The PMU adds the user-entered phase angle to the phase angle of the measured synchrophasor.

The PMU converts the synchrophasor data to primary units by multiplying them with the respective PT or CT ratios. Note that the resulting data Vk*m*SF and Ik*n*SF is in complex form (A + jB). The PMU calculates the positive-sequence synchrophasor with the three-phase synchrophasors.

The PMU then converts all synchrophasor data to polar and rectangular quantities. The data are available as analog quantities as well as for the synchrophasor data frames. The synchrophasor data are updated at the nominal power system frequency.

Accuracy

The following phasor measurement accuracy is valid when frequency-based phasor compensation is enabled (Global setting PHCOMP := Y), and when the phasor measurement application setting is in the narrow bandwidth mode (Global setting PMAPP := N).

NOTE: When the PMU is in the fast response mode (Global setting PMAPP := F), the TVE is within specified limits only when the out of band interfering signals influence quantity is not included.

TVE (total vector error) ≤1% for one or more of the following influence quantities.

- For PMAPP = N Signal Frequency Range: ±5 Hz of nominal (50 or 60 Hz)
- For PMAPP = 1 Signal Frequency Range: ±2 Hz of 60 Hz
- Voltage Magnitude Range: 30 V–150 V
- Current Magnitude Range: (0.1–2) • I_{NOM}, (I_{NOM} = 1 A or 5 A)
- Phase Angle Range: –179.99° to 180°
- Harmonic distortion ≤10 percent (any harmonic)
- Out of band interfering signals ≤10 percent

The out-of-band interfering signal frequency (f_i) must satisfy:

$$| f_i - NFREQ | > MRATE/2,$$

where NFREQ is nominal system frequency and MRATE is the message rate, as defined in IEEE C37.118.

It is important to note that the synchrophasors can only be correlated when the PMU is in HIRIG or HPTP timekeeping mode, which can be verified by monitoring the TSOK Relay Word bit. When TSOK = logical 1, the PMU timekeeping is synchronized to the high-accuracy IRIG-B signal or Precision Time Protocol (PTP) time source, and the synchrophasor data are precisely time-stamped. See *Section 11: Time and Date Management* for details.

PMU Data Block Status

In a PMU data frame, each data block is headed by a two-byte STAT field. This field indicates the status of the PMU data block. Bit 15 of the STAT field indicates the validity of data. SEL-400 series relays assert bit 15 of the STAT when synchrophasor test mode indicator PMTEST asserts or SVBK_EX asserts in SEL-400 series Sampled Values (SV)-subscriber relays.

For SV-subscribing relays, configure Global setting SVBLK to assert on errors encountered in SV data acquisition. For example, set SVBLK := IAWBK OR IBWBK OR ICWBK. In this example, if SV data for any Terminal W current is lost, SVBK_EX asserts, which then asserts bit 15 in the STAT field, indicating current data have errors and, therefore, synchrophasor data are invalid.

For an explanation of other bits in the STAT field, refer to the IEEE C37.118 standard.

Synchrophasor Frequency

The PMU calculates frequency deviation and rate-of-change of frequency from the synchrophasor positive-sequence voltage angle (V1*n*PMA where *n* = PMFRQST) as follows.

First the PMU calculates the frequency deviation from nominal using the following formula.

$$f_k = \frac{(\theta_k - \theta_{k-1})}{\Delta t \bullet 360}$$

Equation 18.1

Where θ_k is the V1*n*PMA and $\theta_{k\text{-}1}$ is V1*n*PMA calculated 1 cycle previously. Δt is the time difference between the angle calculations (*k* increments once a nominal power system cycle).

Next, the PMU averages the frequency deviation as shown in *Equation 18.2* and *Equation 18.3*.

If the frequency application is smooth (PMFRQA = S)

$$favg_k = \frac{\left(\sum_{n=0}^{9} f_k - n\right) - f_{max1} - f_{max2} - f_{min1} - f_{min2}}{6}$$

Equation 18.2

If the frequency application is fast (PMFRQA = F)

$$favg_k = \frac{\left(\sum_{n=0}^{3} f_k - n\right) - f_{max} - f_{min}}{2}$$

Equation 18.3

The PMU then calculates rate-of-change of frequency, *df/dt* from the averaged frequencies deviations (*Equation 18.4*).

$$df/dt_k = \frac{(favg_k - favg_{k-1})}{\Delta t}$$

Equation 18.4

If the frequency value is equal to or within ±20 Hz and V1*n*MPM/PTR*n* (secondary) is larger than 0.1 • VNOM*n* then:

$FREQPM_k = favg_k + NFREQ$ <analog>
$DFDTPM_k = df/dt_k$ <analog>
After six consecutive cycles
$FROKPM_k = 1$ <digital>

If the frequency value exceeds ±20 Hz or the V1*n*MPM/PTR*n* (secondary) is below 0.1 • VNOM*n* then:

$FREQPM_k = FREQPM_{k-1}$ <analog>
$DFDTPM_k = 0$ <analog>
$FROKPM_k = 0$ <digital>

The frequency and rate-of-change of frequency are available as analog quantities as well as for the synchrophasor data frames. The data are updated at the nominal power system frequency.

Table 18.1 Synchrophasor Analog Quantities Frequency

Name	Description	Units
FREQPM	Measured system frequency	Hz
DFDTPM	Rate-of-change of frequency	Hz/s

Settings for Synchrophasors

Each SEL-400 series relay supports a variety of current and voltage terminals. See the product-specific instruction manuals to see which terminals are available to synchrophasors. Synchrophasors are primarily configured through the Global settings. There are also a few port settings necessary to enable synchrophasor communications.

Global Settings

The Global enable setting EPMU must be set to Y before the remaining synchrophasor settings are available. The PMU is disabled when EPMU := N.

Table 18.2 Global Settings for Configuring the PMU (Sheet 1 of 2)

Setting	Setting Prompt
EPMU	Synchronized Phasor Measurement (Y, N)
MFRMT[a]	Message Format (C37.118, FM)
MRATE[a]	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60)[b]
MRATE*n*[c]	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60)[b]
PMAPP[a]	PMU Application (F, N, 1)

Table 18.2 Global Settings for Configuring the PMU (Sheet 2 of 2)

Setting	Setting Prompt
PMAPP*n*[c]	PMU Application (P)
PMLEGCY[a]	Synchrophasor Legacy Settings (Y, N, N1[d])
NUMPHDC	Number of Data Configurations (1–5)
PMSTN*q*[e]	Station Name (16 characters)
PMID*q*[e]	PMU Hardware ID (1–65534)
PHDV*q*[e]	Phasor Data Set, Voltages (V1, PH, ALL)
PHDI*q*[e]	Phasor Data Set, Currents (I1, PH, ALL)
PHNR*q*[e]	Phasor Num. Representation (I = Integer, F = Float)
PHFMT*q*[e]	Phasor Format (R = Rectangular, P = Polar)
FNR*q*[e]	Freq. Num. Representation (I = Integer, F = Float)
TREA[1–4]	Trigger Reason Bit [1–4] (SELOGIC Equation)
PMTRIG	Trigger (SELOGIC Equation)
PMTEST	PMU in Test Mode (SELOGIC Equation)
V*k*COMP[f]	Comp. Angle Terminal *k* (–179.99° to 180°)
I*n*COMP[g]	Comp. Angle Terminal *n* (–179.99° to 180°)
PMFRQST	PMU Primary Frequency Source Terminal
PMFRQA[a]	PMU Frequency Application (F, S)
PHCOMP[a]	Freq. Based Phasor Compensation (Y, N)

[a] Not used in IEEE C37.118-2011-compliant devices.
[b] If NFREQ = 50 then the range is 1, 2, 5, 10, 25, 50.
[c] Only used in IEEE C37.118-2011-compliant devices.
[d] PMLEGCY option of N1 only applies to the SEL-487E.
[e] *q* = 1–NUMPHDC.
[f] *k* = voltage terminal.
[g] *n* = current terminal.

Descriptions for some of the settings in *Table 18.2* are as follows.

MFRMT

Selects the message format for synchrophasor data.

SEL recommends the use of MFRMT := C37.118 for any new PMU applications because of increased setting flexibility and the expected availability of software for synchrophasor processors. The PMU still includes the MFRMT := FM setting choice to maintain compatibility in any systems presently using SEL Fast Message synchrophasors.

MRATE

Selects the message rate in messages per second for synchrophasor data.

Choose the MRATE setting that suits the needs of your PMU application. The PMU supports as many as 60 messages per second if NFREQ = 60 and as many as 50 messages per second if NFREQ = 50.

MRATE*n*

Selects the message rate in messages per second for synchrophasor data per data configuration 1–5. MRATE*n* must be set to the same value across all data configurations that share the same filter type. The filter type is determined by the PMAPP*n* setting.

PMAPP

Selects the type of digital filters used in the synchrophasor measurement.

- The Narrow Bandwidth setting (N) represents filters with a cutoff frequency approximately 1/4 of MRATE. The response in the frequency domain is narrower, and response in the time domain is slower. This method results in synchrophasor data that are free of aliasing signals and well suited for post-disturbance analysis.
- The Fast Response setting (F) represents filters with a higher cutoff frequency. The response in the frequency domain is wider and the response in the time domain is faster. This method results in synchrophasor data that can be used in synchrophasor applications requiring more speed in tracing system parameters.
- The Filter One setting (1) represents filters that have a response much narrower than the narrow bandwidth filters. This method has a better step response with overshoot within 7.5 percent. This filter is available only for MRATE = 60.

PMAPP*n*

Selects the type of digital filters used in the synchrophasor measurement per data configuration 1–5.

The Performance Class setting (P) replaces the Fast Response setting. It has a faster response in the time domain to meet IEEE C37.118-2011 latency requirements.

PMLEGCY

This setting is provided for supporting legacy synchrophasor settings. Set this to N to access the latest features. See *Legacy Settings on page 18.16* to see a description of the legacy settings. The remainder of this section describes the non-legacy settings.

NUMPHDC

Enables as many as five unique synchrophasor data configurations.

The four serial ports (Port 1, 2, 3, and F) and two Ethernet sessions (TCP/UDP sessions 1 and 2) can be mapped to any of these five data configurations. In other words each port can be configured to send unique synchrophasor data streams.

PMSTN*q* and PMID*q*

Defines the station name and number of the PMU for data configuration *q*.

The PMSTN*q* setting is an ASCII string with as many as 16 characters. The PMID*q* setting is a numeric value. Use your utility or synchrophasor data concentrator naming convention to determine these settings. PMSTN*q* allows all printable characters.

Phasors Included in the Data *q*

Terminal Name, Relay Word Bit, Alternate Terminal Name

Specify the terminal for Synchrophasor measurement and transmission in the synchrophasor data stream *q*.

This is a freeform setting category for enabling the terminals for synchrophasor measurement and transmission. This freeform setting has three arguments. Specify the terminal name (any one of the valid terminals for the relay) for the first argument. Specify any Relay Word bit for the second argument. Specify the alternate terminal name (any one of the valid terminals for the relay) for the third argument.

The second and third arguments are optional unless switching between terminals is required. Whenever the Relay Word bit in the second argument is asserted the terminal synchrophasor data are replaced by the alternate terminal data.

PHDV*q*

Selects the type of voltages to be included in the synchrophasor data stream *q*.

This setting affects the synchrophasor data packet size.

- PHDV*q* := V1, sends only positive-sequence voltage synchrophasors of selected terminals.
- PHDV*q* := PH, sends only phase voltage synchrophasors of selected terminals.
- PHDV*q* := ALL, sends phase and positive-sequence voltage synchrophasors of selected terminals.

PHDI*q*

Selects the type of currents to be included in the synchrophasor data stream q.

This setting affects the synchrophasor data packet size.

- PHDI*q* := I1, sends only positive-sequence current synchrophasors of selected terminals.
- PHDI*q* := PH, sends only phase current synchrophasors of selected terminals.
- PHDI*q* := ALL, sends phase and positive-sequence current synchrophasors of selected terminals.

PHNR*q*

Selects the numeric representation, integer (I) or floating-point (F), of voltage and current phasor data in the synchrophasor data stream *q*. This setting affects the synchrophasor data packet size.

- PHNR*q* := I sends each voltage and/or current synchrophasor as 2 two-byte integer values. The PMU uses ((7 • I_{NOM} • CT Ratio) / 32768) • 100000)) for the current phasor scaling factor and uses ((150 • PTR) / 32768) • 100000)) for the voltage phasor scaling factor. I_{NOM} is 1 A or 5 A.
- PHNR*q* := F sends each voltage and/or current synchrophasor as 2 four-byte floating-point values.

PHFMT*q*

Selects the phasor representation of voltage and current phasor data in the synchrophasor data stream q.

- PHFMT*q* := R (rectangular) sends each voltage and/or current synchrophasor as a pair of signed real and imaginary values.
- PHFMT*q* := P (polar) sends each voltage and/or current synchrophasor as a magnitude and angle pair. The angle is in radians when PHNR*q* := F, and in radians • 10^4 when PHNR*q* := I. The range is $-\pi < \text{angle} \leq \pi$.

In both the rectangular and polar representations, the values are scaled in root mean square (rms) units. For example, a synchrophasor with a magnitude of 1.0 at an angle of –30 degrees will have a real component of 0.866, and an imaginary component of –0.500.

FNR*q*

Selects the numeric representation, integer (I) or floating-point (F), of the two frequency values in the synchrophasor data stream *q*.

This setting affects the synchrophasor data packet size.

- FNR*q* := I sends the frequency data as a difference from nominal frequency, NFREQ, with the following formula.

  (FREQPM – NFREQ) • 1000,

  represented as a signed, two-byte value. See *Synchrophasor Frequency on page 18.5* for details.
- FNR*q* := I also sends the rate-of-change-of-frequency data with scaling.

  DFDTPM • 100,

  represented as a signed, two-byte value. See *Synchrophasor Frequency on page 18.5* for details.
- FNR*q* := F sends the measured frequency data and rate-of-change of frequency as two four-byte, floating-point values.

Phasor Aliases in Data Configuration *q*

Phasor Name, Alias Name

This is a freeform setting category with two arguments. Specify the phasor name and a 16 character descriptive name to be included in the synchrophasor data stream *q*. If a phasor is not assigned a descriptive name, it will be described using the phasor name.

Analog Quantities in Data Configuration *q*

Analog Quantity Name, Alias Name

This is a freeform setting category with two arguments. Specify the analog quantity name and an optional 16 character descriptive name to be included in the synchrophasor data stream *q*. See *Section 12: Analog Quantities* in the product-specific instruction manual for a list of analog quantities that the PMU supports. The PMU can be configured for as many as 16 unique analog quantities for each data configuration *q*. The analog quantities are floating-point values, so each analog quantity the PMU includes will take four bytes.

Digitals in Data Configuration *q*

Relay Word Bit Name, Alias Name

This is a freeform setting category with two arguments. Specify the Relay Word bit name and an optional 16 character descriptive name that you need to include in the synchrophasor data stream *q*. See the Relay Word Bits section of the relay-specific instruction manual for a list of Relay Word bits that the PMU supports. You can configure the PMU for as many as 64 unique digitals for each data configuration.

TREA1, TREA2, TREA3, TREA4, and PMTRIG

Defines the programmable trigger bits as allowed by IEEE C37.118.

Each of the four Trigger Reason settings, TREA1–TREA4, and the PMU Trigger setting, PMTRIG, are SELOGIC control equations. The PMU evaluates these equations and places the results in Relay Word bits with the same names: TREA1–TREA4 and PMTRIG.

NOTE: Select PMTRIG trigger conditions to assert PMTRIG no more frequently than once every four hours if EPMDR = Y (i.e., synchrophasor recording is enabled).

The Trigger Reason equations represent the Trigger Reason bits in the STAT field of the data packet. After the Trigger Reason bits are set to convey a message, the PMTRIG Equation should be asserted long enough to allow the synchrophasor processor to read the TREA1–TREA4 fields. To calculate how long PMTRIG should remain asserted (in seconds), divide 1 by the MRATE Global settings value. For example, if MRATE = 60, PMTRIG should be asserted at least 17 ms. If MRATE = 1, PMTRIG should be asserted at least 1 second.

The IEEE C37.118 standard defines the first 8 of 16 binary combinations of these trigger reason bits (Bits 0–3).

The remaining eight binary combinations are available for user definition.

The PMU does not automatically set the TREA1–TREA4 or PMTRIG Relay Word bits—these bits must be programmed.

These bits may be used to send various messages at a low bandwidth via the synchrophasor message stream. Digital Status Words may also be used to send binary information directly, without the need to manage the coding of the trigger reason messages in SELOGIC.

Use these Trigger Reason bits if your synchrophasor system design requires these bits. The PMU synchrophasor processing and protocol transmission are not affected by the status of these bits.

PMTEST

Program this SELOGIC setting to force the PMU to test mode. The SELOGIC evaluation of this setting, PMTEST is mapped to the data valid bit (i.e., bit 15) in the STAT field.

V*k*COMP

The V*k*COMP (*k* = voltage terminals) setting allows correction for any steady-state voltage phase errors (from the PTs or wiring characteristics). See *Synchrophasor Measurement on page 18.3* for details on this setting.

I*n*COMP

The I*n*COMP (*n* = current terminals) settings allow correction for any steady-state phase errors (from the CTs or wiring characteristics). See *Synchrophasor Measurement on page 18.3* for details on these settings.

PMFRQST

Selects the voltage terminal that will be the primary source of the system frequency for the PMU calculations. For example, if PMFRQST = Z, then the Z PT terminal is the source for frequency estimation.

PMFRQA

Selects the PMU frequency application. A setting of S sets a smooth frequency application. A setting of F selects a fast frequency application.

The frequency application is used in the calculation of the rate-of-change of frequency for a given analog signal. A smooth frequency application setting (PMFRQA = S) uses 9 cycles of data for the rate-of-change calculation. A fast frequency application setting (PMFRQA = F) uses 3 cycles of data for the rate-of-change calculation.

The fast frequency application will detect rapid changes in frequency faster, but will also contain more low-level oscillations. The slow frequency application will provide a rate-of-change profile that is smoother, but slower to respond to rapid frequency fluctuations.

PHCOMP

Enables or disables frequency-based compensation for synchrophasors.

For most applications, set PHCOMP := Y to activate the algorithm that compensates for the magnitude and angle errors of synchrophasors for frequencies that are off nominal.

For PMAPP = F or N, the PMU only compensates if the estimated frequency is ±5 Hz of nominal frequency. For PMAPP = 1 the PMU compensates if the frequency is ±2 Hz of nominal frequency.

Serial Port Settings

The port settings found in *Table 18.3* are used for configuring synchrophasor data transmission over a serial port.

Table 18.3 Serial Port 1, 2, 3, F Settings for Synchrophasors

Setting	Description
PROTO	Protocol (SEL, DNP, MBA, MBB, PMU[a])
SPEED	Data Speed (300–57600)
STOPBIT	Stop Bits (1, 2)
RTSCTS	Enable Hardware Handshaking (Y, N)
FASTOP	Enable Fast Operate Messages (Y, N)
PMUMODE	PMU Mode (CLIENTA, CLIENTB, SERVER)
PMODC	PMU Output Data Configuration (1–5)

[a] The specific protocol choices available depends on the relay.

Descriptions for some of the settings in *Table 18.3* are as follows.

PROTO

Setting this to PMU enables synchrophasor data transmission on the specific serial port. Once set to PMU that specific serial port cannot be used for accessing settings or issuing any ASCII commands.

If PROTO := PMU and MFRMT := C37.118, then the serial port will only respond to IEEE C37.118 commands.

- Stop synchrophasor data
- Start synchrophasor data
- Send header data
- Send Configuration 1 data
- Send Configuration 2 data
- Process extended frame data

NOTE: The SEL-400G does not support SEL Fast Message Synchrophasor protocol.

If PROTO := PMU or SEL and MFRMT := FM, then the serial port will only respond to SEL Fast Message synchrophasor commands.

SPEED

Select the data rate (300–57600) for synchrophasor data transmission on the specific serial port. This setting affects the synchrophasor data packet size. See *Communications Bandwidth on page 18.24* for detailed information.

PMUMODE

Set PMUMODE := SERVER if the serial port is intended to send synchrophasor data. Client applications are described in *Real-Time Control on page 18.36*.

PMODC

NOTE: If PMODC is set to a number that exceeds the setting for NUMPHDC, the port sends the data for the first PMU configuration.

Select the data configuration (1-NUMPHDC) for synchrophasor data transmission on the specific serial port. This setting affects the synchrophasor data packet size. See *Communications Bandwidth on page 18.24* for detailed information. Through the use of this setting each serial port can be configured to stream unique synchrophasor data.

EPMU := N Supersedes Synchrophasor Port Settings

The PROTO := PMU settings choice can be made even when Global setting EPMU := N. However, in this situation, the serial port will not respond to any commands or requests. Either enable synchrophasors by setting EPMU to Y, or change the port PROTO setting to SEL.

If you use a computer terminal session or ACSELERATOR QuickSet SEL-5030 Software connected to a serial port, and then set that same serial port PROTO setting to PMU, you will lose the ability to communicate with the relay through ASCII commands or virtual file interface commands. If this happens, either connect via another serial port (that has PROTO := SEL) or use the front-panel `HMI SET/SHOW` screen to change the disabled port PROTO setting back to SEL.

Ethernet Port Settings

The settings found in *Table 18.4* are used for configuring synchrophasor data transmission over an Ethernet port.

Table 18.4 Ethernet Port 5 Settings for Synchrophasors

Setting	Description	Default
EPMIP	Enable PMU Processing (Y, N)	N
PMOTS1	PMU Output 1 Transport Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMODC1	PMU Output 1 Data Configuration (1–5)	1
PMOIPA1	PMU Output 1 Client IP (Remote) Address (www.xxx.yyy.zzz)	192.168.1.3
PMOTCP1	PMU Output 1TCP/IP (Local) Port Number (1–65534)	4712
PMOUDP1	PMU Output 1 UDP/IP Data (Remote) Port Number (1–65534)	4713
PMOTS2	PMU Output 2 Transport Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMODC2	PMU Output 2 Data Configuration (1–5)	1
PMOIPA2	PMU Output 2 Client IP (Remote) Address (www.xxx.yyy.zzz)	192.168.1.4
PMOTCP2	PMU Output 2 TCP/IP (Local) Port Number (1–65534)	4722
PMOUDP2	PMU Output 2 UDP/IP Data (Remote) Port Number (1–65534)	4714

Descriptions for some of the settings in *Table 18.4* are as follows.

EPMIP

Setting this to Y enables synchrophasor data transmission over Ethernet port. Setting this to N disables the synchrophasor data transmission over Ethernet port. The EPMIP := Y settings choice can be made when Global setting EPMU := N. This setting combination will result in the relay ignoring any incoming synchrophasor requests regardless of whether the Ethernet port settings are correct or not.

PMOTS[2]

Selects the PMU Output transport scheme for session 1 and 2, respectively.

- PMOTS[2] := TCP establishes a single, persistent TCP socket for transmitting and receiving synchrophasor messages (both commands and data), as illustrated in *Figure 18.3*.




Figure 18.3 TCP Connection

➤ PMOTS[2] := UDP_T establishes two socket connections. A nonpersistent TCP connection is used for receiving synchrophasor command messages as well as synchrophasor configuration and header response messages. A persistent UDP connection is used to transmit synchrophasor data messages. *Figure 18.4* depicts the UDP_T connection.

➤ PMOTS[2] := UDP_U uses the same connection scheme as the UDP_T except the synchrophasor configuration and header response messages are sent over the UDP connection, as shown in *Figure 18.4*.




Figure 18.4 UDP_T and UDP_U Connections

➤ PMOTS[2] := UDP_S establishes a single persistent UDP socket to transmit synchrophasor messages. Synchrophasor data are transmitted whenever new data are read. With this communications scheme, the relay sends a "Synchrophasor Configuration Response 2" once every minute, as shown in *Figure 18.5*.




Figure 18.5 UDP_S Connection

PMODC[2]

NOTE: If PMODC is set to a number that exceeds the setting for NUMPHDC, the port sends the data for the first PMU configuration.

Select the data configuration (1-NUMPHDC) for synchrophasor data transmission on the specific session 1 and 2. Using this setting, each Ethernet session can be configured to stream unique synchrophasor data.

PMOIPA[2]

Defines the PMU Output Client IP address for session 1 and 2, respectively.

PMOTCP[2]

Defines the TCP/IP (Local) port number for session 1 and 2, respectively. These port numbers must all be unique.

PMOUDP[2]

Defines the UDP/IP (Remote) port number for session 1 and 2, respectively.

Legacy Settings

The PMU provides the following legacy synchrophasor settings that can be enabled by setting PMLEGCY = Y.

PMSTN and PMID

Defines the name and number of the PMU. The PMSTN setting is an ASCII string with as many as 16 characters. The PMID setting is a numeric value (1–65534). Use your utility or synchrophasor data concentrator naming convention to determine these settings.

PHVOLT and PHDATAV

PHDATAV and PHVOLT select which voltage synchrophasors to include in the data packet. If MFRMT = FM, the only options available are V1 and ALL.

- PHDATAV := V1 will transmit only positive-sequence voltage,V1
- PHDATAV = PH will transmit phase voltages only (VA, VB, VC)
- PHDATAV := ALL will transmit V1, VA, VB, and VC
- PHDATAV := NA will not transmit any voltages

PHVOLT selects the voltage sources for the synchrophasor data selected by PHDATAV.

Use the PHVOLT setting to select any combination of available voltage terminals.

PHCURR and PHDATAI

PHDATAI and PHCURR select which current synchrophasors to include in the data packet.

- PHDATAI := I1 will transmit only positive-sequence current, I1
- PHDATAI := PH transmits phase currents (IA, IB, IC)
- PHDATAI := ALL will transmit I1, IA, IB, and IC
- PHDATAI := NA will not transmit any currents

PHCURR selects the source current(s) for the synchrophasor data selected by PHDATAI.

Use the PHCURR setting to select any combination of available current terminals. If MFRMT = FM, only a single terminal can be selected.

PHNR

Selects the numerical representation of voltage and current phasor data in the synchrophasor data stream. If MFRMT = FM, this setting is forced to F, a floating-point value.

PHFMT

Selects the phasor representation of voltage and current phasor data in the synchrophasor data stream. If MFRMT = FM, this setting is forced to P, for polar phasor format. This setting is hidden if PHDATAV and PHDATAI = NA.

FNR

Selects the numeric representation of the two frequency values in the synchrophasor data stream. If MFRMT = FM, this setting is forced to F, a floating-point value.

NUMANA

Selects the number of user-definable analog values to be included in the synchrophasor data stream.

- Setting NUMANA := 0 sends no user-definable analog values.
- Setting NUMANA := 1–16 sends the user-definable analog values, as listed in *Table 18.5*.

The format of the user-defined analog data is always floating point, and each value occupies four bytes. If MFRMT = FM, this setting is forced to 0 and the relay does not send any user-definable analog values.

Table 18.5 User-Defined Analog Values Selected by NUMANA Setting

NUMANA Setting	Analog Quantities Sent	Total Number of Bytes Used for Analog Values
0	None	0
1	PMV64	4
2	Above, plus PMV63	8
3	Above, plus PMV62	12
4	Above, plus PMV61	16
5	Above, plus PMV60	20
6	Above, plus PMV59	24
7	Above, plus PMV58	28
8	Above, plus PMV57	32
9	Above, plus PMV56	36
10	Above, plus PMV55	40
11	Above, plus PMV54	44
12	Above, plus PMV53	48
13	Above, plus PMV52	52
14	Above, plus PMV51	56
15	Above, plus PMV50	60
16	Above, plus PMV49	64

NUMDSW

Selects the number of user-definable digital status words to be included in the synchrophasor data stream.

Setting NUMDSW := 0 sends no user-definable binary status words.

Setting NUMDSW := 1, 2, 3, or 4 sends the user-definable binary status words, as listed in *Table 18.6*. If MFRMT = FM, this is forced to 1.

Table 18.6 User-Defined Digital Status Words Selected by the NUMDSW Setting

NUMDSW Setting	Digital Status Words Sent	Total Number of Bytes Used for Digital Values
0	None	0
1	[PSV64, PSV63 … PSV49]	2
2	[PSV64, PSV63 … PSV49] [PSV48, PSV47 … PSV33]	4
3	[PSV64,PSV63 … PSV49] [PSV48,PSV47 … PSV33] [PSV32,PSV31 … PSV17]	6
4	[PSV64,PSV63 … PSV49] [PSV48,PSV47 … PSV33] [PSV32,PSV31 … PSV17] [PSV16,PSV15 … PSV01]	8

Synchrophasor Quantities

Relay Word Bits

This section describes the Relay Word bits that are related to synchrophasor measurement.

The Synchrophasor Trigger Relay Word bits in *Table 18.7* follow the state of the SELOGIC control equations of the same name. These Relay Word bits are included in the IEEE C37.118 synchrophasor data frame STAT field. See *Table 18.6* for standard definitions for these settings.

Table 18.7 Synchrophasor Trigger Relay Word Bits

Name	Description
PMTRIG	Trigger (SELOGIC control equation)
TREA4	Trigger Reason Bit 4 (SELOGIC control equation)
TREA3	Trigger Reason Bit 3 (SELOGIC control equation)
TREA2	Trigger Reason Bit 2 (SELOGIC control equation)
TREA1	Trigger Reason Bit 1 (SELOGIC control equation)

The Time-Synchronization Relay Word bits in *Table 18.8* indicate the present status of the high-accuracy timekeeping function of the relay.

Table 18.8 Time-Synchronization Relay Word Bits

Name	Description
TIRIG	Asserts while relay time is based on IRIG-B time source.
PTP	Synchronized to a PTP source.
TSOK	Time synchronization OK. Asserts while time is based on high-accuracy IRIG-B or PTP time source (HIRIG or HPTP mode) of sufficient accuracy for synchrophasor measurement.
PTPSYNC	Asserts while the relay is synchronized to a high-quality PTP time source.
PMDOK	Phasor measurement data OK. Asserts when the relay is enabled and synchrophasors are enabled (Global setting EPMU := Y).

When using the relay as a synchrophasor client, the Relay Word bits in *Table 18.9* indicate the state of the synchronization.

Table 18.9 Synchrophasor Client Status Bits for Real-Time Control

Name	Description
RTCENA	Asserts for one processing interval when a valid message is received on Channel A.
RTCENB	Asserts for one processing interval when a valid message is received on Channel B.
RTCROKA	Asserts for one processing interval when data are aligned for Channel A. Use this bit to condition usage of the Channel A data.
RTCROKB	Asserts for one processing interval when data are aligned for Channel B. Use this bit to condition usage of the Channel B data.
RTCROK	Asserts for one processing interval when data for all enabled channels are aligned. Use this bit to condition general usage of the aligned synchrophasor data.
RTCDLYA	This bit is asserted when the last received valid message on Channel A is older than MRTCDLY.
RTCDLYB	This bit is asserted when the last received valid message on Channel B is older than MRTCDLY.
RTCSEQA	This bit is asserted when the processed received message on Channel A is the expected next-in-sequence. It is deasserted if it is not. The deassertion implies that one or more packets of information were lost. Use this bit to condition usage of channel A data in applications where sequential data are required.
RTCSEQB	This bit is asserted when the processed received message on Channel B is the expected next-in-sequence. It is deasserted if it is not. The deassertion implies that one or more packets of information were lost. Use this bit to condition usage of channel B data in applications where sequential data are required.
RTCCFGA	Indicates Channel A is successfully configured.
RTCCFGB	Indicates Channel B is successfully configured.

When received, synchrophasor messages contain digital data. These data are stored in the Remote Synchrophasor Relay Word bits in *Table 18.10*.

Table 18.10 Remote Synchrophasor Data Bits for Real-Time Control

Name	Description
RTCAD01–RTCAD16	First 16 digitals received in synchrophasor message on Channel A. Only valid when RTCROKA is asserted.
RTCBD01–RTCBD16	First 16 digitals received in synchrophasor message on Channel B. Only valid when RTCROKB is asserted.

Analog Quantities

The synchrophasor measurements in *Table 18.11* are available whenever Global setting EPMU := Y. When EPMU := N, these analog quantities are set to 0.0000.

It is important to note that the synchrophasors are only valid when the relay is in HIRIG or HPTP timekeeping mode, which can be verified by monitoring the TSOK Relay Word bit. When TSOK = logical 1, the relay timekeeping is synchronized to the high-accuracy IRIG-B signal or PTP time source, and the synchrophasor data are precisely time-stamped.

NOTE: Sampled Values-subscribing relays experience a communication delay in their analog data. Time-stamping of synchrophasor data is adjusted by the Port 5 channel delay setting CH_DLY.

Table 18.11 Synchrophasor Analog Quantities

Name	Description	Units
Frequency		
FREQPM	Measured system frequency[a]	Hz
DFDTPM	Rate-of-change of frequency, df/dt[a]	Hz/s
Synchrophasor Measurements		
Vk*m*PMM, Vk*m*PMA, Vk*m*PMR, Vk*m*PMI[b, c]	Phase k synchrophasor voltage (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *m*	kV Primary, degrees, kV Primary, kV Primary
V1*m*PMM, V1*m*PMA, V1*m*PMR, V1*m*PMI	Positive-sequence synchrophasor voltage (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *m*	kV Primary, degrees, kV Primary, kV Primary
Ik*n*PMM, Ik*n*PMA, Ik*n*PMR, Ik*n*PMI[d]	Phase k synchrophasor current (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *n*	A Primary, degrees, A Primary, A Primary
I1*n*PMM, I1*n*PMA, I1*n*PMR, I1*n*PMI	Positive-sequence synchrophasor current (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *n*	A Primary, degrees, A Primary, A Primary
SODPM	Second of the day of the PM data	s
FOSPM	Fraction of the second of the PM data	s

[a] Measured value if the voltages are valid and EMPU = Y, otherwise FREQPM = nominal frequency setting NFREQ, and DFDT is zero.

[b] *k* = A, B, or C.

[c] *m* = voltage terminal.

[d] *n* = current terminal.

When using the relay for synchrophasor acquisition, the delayed and aligned analog quantities listed in *Table 18.11* are available. Be aware that these quantities are only valid when RTCROK is asserted and only for the enabled channels. The specific channel quantities are also valid whenever their respective RTCROK*c* Relay Word bit is set.

Table 18.12 Synchrophasor Aligned Analog Quantities for Real-Time Control (Sheet 1 of 2)

Name	Description	Units
RTCAP01–RTCAP32	Remote phasor pairs for Channel A. Only those channels provided by the remote are valid to use. Use the **RTC** command to confirm interpretation of these quantities.	
RTCBP01–RTCBP32	Remote phasor pairs for Channel B. Only those channels provided by the remote are valid to use. Use the **RTC** command to confirm interpretation of these quantities.	
RTCAA01–RTCAA08	Remote analogs for Channel A. Only those channels provided by the remote are valid to use. Use the **RTC** command to confirm interpretation of these quantities.	
RTCBA01–RTCBA08	Remote analogs for Channel B. Only those channels provided by the remote are valid to use. Use the **RTC** command to confirm interpretation of these quantities.	
RTCFA	Remote frequency for Channel A.	Hz
RTCFB	Remote frequency for Channel B.	Hz
RTCDFA	Remote frequency rate-of-change for Channel A.	Hz/s

Table 18.12 Synchrophasor Aligned Analog Quantities for Real-Time Control (Sheet 2 of 2)

Name	Description	Units
RTCDFB	Remote frequency rate-of-change for Channel B.	Hz/s
Vk*m*PMMD, Vk*m*PMAD, Vk*m*PMRD, Vk*m*PMID[a, b]	Aligned phase k synchrophasor voltage (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *m*.	kV Primary, degrees, kV Primary, kV Primary
V1*m*PMMD, V1*m*PMAD, V1*m*PMRD, V1*m*PMID[b]	Aligned positive-sequence synchrophasor voltage (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *m*.	kV Primary, degrees, kV Primary, kV Primary
Ik*n*PMMD, Ik*n*PMAD, Ik*n*PMRD, Ik*n*PMID[a, c]	Aligned phase *k* synchrophasor current (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *n*.	A Primary, degrees, A Primary, A Primary
I1*n*PMMD, I1*n*PMAD, I1*n*PMRD, I1*n*PMID[c]	Aligned positive-sequence synchrophasor current (M-magnitude, A-Angle, R-Real, I-Imaginary) Terminal *n*.	A Primary, degrees, A Primary, A Primary
SODPMD	Second-of-day for all aligned data.	Seconds
FOSPMD	Fraction-of-second for all aligned data.	Seconds
FREQPMD	Aligned local system frequency.	Hz
DFDTPMD	Aligned local rate-of-change of frequency.	Hz/s

[a] *k* = A, B, or C.
[b] *m* = voltage terminal.
[c] *n* = current terminal.

View Synchrophasors by Using the MET PM Command

The **MET PM** serial port ASCII command may be used to view the PMU synchrophasor measurements. See *METER on page 14.45* for general information on the **MET** command.

The **MET PM** command can be used as follows.

- As a test tool, to verify connections, phase rotation, and scaling.
- As an analytical tool, to capture synchrophasor data at an exact time, to compare it with similar data captured in other phasor measurement unit(s) at the same time.
- As a method of periodically gathering synchrophasor data through a communications processor.

Figure 18.6 shows a sample **MET PM** command response. The synchrophasor data are also available via the **HMI > Synchrophasor Metering** menu in QuickSet, and has a similar format to *Figure 18.6*.

The **MET PM** command can work even when no serial or Ethernet ports are configured for sending synchrophasor data.

The **MET PM** command will only operate when the relay is in the HIRIG timekeeping mode, as indicated by Relay Word bit TSOK = logical 1.

The **MET PM** command shows if there is a serial port configuration error. If any of the SPCER*p* bits assert, then the command displays Y. Otherwise, it displays N.

The **MET PM** command checks for assertion of the PMTEST bit to show whether the PMU is in a test mode. If the bit is asserted then the command displays Y. Otherwise, it displays N.

The **MET PM** time command can be used to direct the PMU to display the synchrophasor for an exact specified time, in 24-hour format. For example, entering the command **MET PM 14:14:12** will result in a response similar to *Figure 18.6* occurring just after 14:14:12, with the time stamp 14:14:12.000000.

If you are not connected to the PMU when the **MET PM** time command issues its timed response, you can use the **MET PM HIS** command to view this response. This permits you to issue MET PM time to multiple PMUs at a certain point in time and then go back later to see the results from all the PMUs at that point in time.

See *MET PM on page 14.47* for complete command options, and error messages.

```
=>>MET PM <Enter>
Relay 1                                    Date: 04/20/2015 Time: 22:02:12.000
Station A                                  Serial Number: 1152490016

Time Quality   Maximum time synchronization error:  0.000 (ms)  TSOK = 1
Serial Port Configuration Error: N                    PMU in TEST MODE = N

Synchrophasors
                    VV Phase Voltages             Pos. Sequence Voltage
                VA        VB        VC                 V1
MAG (kV)       127.266   126.972   127.148            127.128
ANG (DEG)       73.542   -46.400  -166.103             73.677

VZ Phase Voltages             Pos. Sequence Voltage
                VA        VB        VC                 V1
MAG (kV)        76.383    76.103    76.277             76.254
ANG (DEG)       73.623   -46.319  -166.175             73.707

IS Phase Currents          IS Pos. Sequence Current
                IA        IB        IC                 I1S
MAG (A)        221.707   221.851   221.661            221.740
ANG (DEG)       57.667   -62.223   177.875             57.767

T Phase Currents          IT Pos. Sequence Current
                IA        IB        IC                 I1T
MAG (A)        440.487   441.507   440.698            440.897
ANG (DEG)     -122.055   118.057    -1.933           -121.983

I IU Phase Currents          IU Pos. Sequence Current
                IA        IB        IC                 I1U
 I1U
MAG (A)          0.000     0.000     0.000              0.000
ANG (DEG)        0.000     0.000     0.000              0.000

IW Phase Currents          IW Pos. Sequence Current
                IA        IB        IC                 I1W
MAG (A)          0.000     0.000     0.000              0.000
ANG (DEG)        0.000     0.000     0.000              0.000

IX Phase Currents          IX Pos. Sequence Current
                IA        IB        IC                 I1X
MAG (A)          0.000     0.000     0.000              0.000
ANG (DEG)        0.000     0.000     0.000              0.000

IY Phase Currents          IY Pos. Sequence Current
                IA        IB        IC                 I1Y
MAG (A)          0.000     0.000     0.000              0.000
ANG (DEG)        0.000     0.000     0.000              0.000
```

Figure 18.6 Sample SEL-487E MET PM Command Response

```
FREQ (Hz) 59.990          Frequency Tracking = Y
Rate-of-change of FREQ (Hz/s)    0.00


Digitals
PSV08  PSV07  PSV06  PSV05  PSV04  PSV03  PSV02  PSV01
  0      0      0      0      0      0      0      0
PSV16  PSV15  PSV14  PSV13  PSV12  PSV11  PSV10  PSV09
  0      0      0      0      0      0      0      0
PSV24  PSV23  PSV22  PSV21  PSV20  PSV19  PSV18  PSV17
  0      0      0      0      0      0      0      0
PSV32  PSV31  PSV30  PSV29  PSV28  PSV27  PSV26  PSV25
  0      0      0      0      0      0      0      0
PSV40  PSV39  PSV38  PSV37  PSV36  PSV35  PSV34  PSV33
  0      0      0      0      0      0      0      0
PSV48  PSV47  PSV46  PSV45  PSV44  PSV43  PSV42  PSV41
  0      0      0      0      0      0      0      0
PSV56  PSV55  PSV54  PSV53  PSV52  PSV51  PSV50  PSV49
  0      0      0      0      0      0      0      0
PSV64  PSV63  PSV62  PSV61  PSV60  PSV59  PSV58  PSV57
  0      0      0      0      0      0      0      0


Analogs
PMV49      0.000  PMV50      0.000  PMV51      0.000  PMV52      0.000
PMV53      0.000  PMV54      0.000  PMV55      0.000  PMV56      0.000
PMV57      0.000  PMV58      0.000  PMV59      0.000  PMV60      0.000
PMV61      0.000  PMV62      0.000  PMV63      0.000  PMV64      0.000
=>>
```

Figure 18.6 Sample SEL-487E MET PM Command Response (Continued)

IEEE C37.118 Synchrophasor Protocol

The relay complies with IEEE C37.118, Standard for Synchrophasor Measurements for Power Systems, when Global setting MFRMT := C37.118. The protocol is available on Serial Ports 1, 2, 3, and F by setting the corresponding Port setting PROTO := PMU. The protocol is available on the Ethernet port when EPMIP := Y.

This section does not cover the details of the protocol, but highlights some of the important features and options that are available.

Settings Affect Message Contents

The relay allows several options for transmitting synchrophasor data. These are controlled by Global settings described in Settings for Synchrophasors. You can select how often to transmit the synchrophasor messages (MRATE), which synchrophasors to transmit, which numeric representation to use, and which coordinate system to use.

The relay automatically includes the frequency and rate-of-change of frequency in the synchrophasor messages. Global setting FNR*q* selects the numeric format to use for these two quantities.

The relay can include as many as sixteen user-programmable analog values in the synchrophasor message and 0, 16, 32, 48, or 64 digital status values.

The relay always includes the results of four synchrophasor trigger reason SELOGIC equations TREA1, TREA2, TREA3, and TREA4, and the trigger SELOGIC control equation result PMTRIG, in the synchrophasor message.

Communications Bandwidth

A PMU that is configured to transmit a single synchrophasor (positive-sequence voltage, for example) at a message rate of once per second places little burden on the communications channel. As more synchrophasors, analog values, or digital status words are added, or if the message rate is increased, some communications channel restrictions come into play.

If the SPEED setting on any serial port set with PROTO := PMU is insufficient for the PMU Global settings, the relay or QuickSet will display an error message and fail to save settings until the error is corrected.

The IEEE C37.118 synchrophasor message format always includes 16 bytes for the message header and terminal ID, time information, and status bits. The selection of synchrophasor data, numeric format, programmable analog, and programmable digital data will add to the byte requirements. *Table 18.13* can be used to calculate the number of bytes in a synchrophasor message.

Table 18.13 Size of a IEEE C37.118 Synchrophasor Message

Item	Possible number of quantities	Bytes per quantity	Minimum number of bytes	Maximum number of bytes
Fixed			18	18
Synchrophasors[a]	0, 1, 2…32	4 (PHNR := I) 8 (PHNR := F)	0	256
Frequency	2 (fixed)	2 (FNR := I) 4 (FNR := F)	4	8
Analog Values	0 – 16	4	0	64
Digital Status Words	0 – 4	2	0	8
Total (Minimum and Maximum)			22	354

[a] Some SEL relays have a smaller number of possible synchrophasors.

Table 18.14 lists the bps settings available on any relay serial port (setting SPEED), and the maximum message size that can fit within the port bandwidth. Blank entries indicate bandwidths of less than 20 bytes.

Table 18.14 Serial Port Bandwidth for Synchrophasors (in Bytes) (Sheet 1 of 2)

Global Setting MRATE	Maximum Message Size								
	300	600	1200	2400	4800	9600	19200	38400	57600
1	21	42	85	170	340	680	1360	2720	4080
2		21	42	85	170	340	680	1360	2040
4 (60 Hz only)			21	42	85	170	340	680	1020
5				34	68	136	272	544	816
10					34	68	136	272	408
12 (60 Hz only)					28	56	113	226	340
15 (60 Hz only)					21	45	90	181	272
20 (60 Hz only)						34	68	136	204
25 (50 Hz only)						27	54	108	163

Table 18.14 Serial Port Bandwidth for Synchrophasors (in Bytes) (Sheet 2 of 2)

Global Setting MRATE	Maximum Message Size								
30 (60 Hz only)						22	45	90	136
50 (50 Hz only)							27	54	81
60 (60 Hz only)							22	45	68

Referring to *Table 18.13* and *Table 18.14*, it is clear that the lower SPEED settings are very restrictive.

The smallest practical synchrophasor message would be comprised of one synchrophasor and one digital status word, and this message would consume between 26 and 34 bytes, depending on the numeric format settings. This type of message could be sent at any message rate (MRATE) when SPEED := 38400 or 57600, as fast as MRATE := 50 or 30 when SPEED := 19200, and as fast as MRATE := 25 or 20 when SPEED := 9600.

Another example application has messages comprised of eight synchrophasors, one digital status word, and two analog values. This type of message would consume between 62 and 98 bytes, depending on the numeric format settings. The 62-byte version, using integer numeric representation, could be sent at any message rate (MRATE) when SPEED := 57600. The 98-byte version, using floating-point numeric representation, could be sent at as fast as MRATE := 30 when SPEED := 57600, as fast as MRATE := 25 when SPEED := 38400, and as fast as MRATE := 12 when SPEED := 19200.

Protocol Operation

The relay will only transmit synchrophasor messages over serial ports that have setting PROTO := PMU. The connected device will typically be a synchrophasor processor. The synchrophasor processor controls the PMU functions of the relay, with IEEE C37.118 commands, including commands to start and stop synchrophasor data transmission, and commands to request a configuration block from the relay, so the synchrophasor processor can automatically build a database structure.

Transmit Mode Control

The relay will not begin transmitting synchrophasors until an enable message is received from the synchrophasor processor. The relay will stop synchrophasor transmission when the appropriate command is received from the synchrophasor processor. The relay can also indicate when a configuration change occurs, so the synchrophasor processor can request a new configuration block and keep its database up-to-date.

The relay will only respond to configuration block request messages when it is in the nontransmitting mode.

Independent Ports

Each serial port with the PROTO := PMU setting is independently configured and enabled for synchrophasor and Fast Operate commands. For example, if there are two serial ports set to PROTO := PMU, the status of one port has no effect on the other port. One port might be commanded to start transmitting synchrophasor messages, while the other port is idle, responding to a configuration block or Fast Operate request, or transmitting synchrophasors. The ports are not

required to have the same SPEED setting, although the slowest SPEED setting on a PROTO := PMU port will affect the maximum Global MRATE setting that can be used.

Ethernet Operation

IEEE C37.118 Synchrophasors may be used over Ethernet if an Ethernet card is installed in the relay. Four transport methods are supported: UDP_U, UDP_S, UDP_T, and TCP.

UDP_U, UDP_S, UDP_T

UDP stands for User Datagram Protocol and is a network protocol used for the Internet. UDP uses a simple transmission model without implicit handshaking interchanges for guaranteeing reliability, ordering, or data integrity. As such, UDP minimizes additional overhead needed to send messages. Time-sensitive applications often use UDP because dropping packets is preferable to waiting for delayed packets, which may not be an option in a real-time system. UDP_S is a version of UDP that only sends data; no reverse messaging is used, thus providing streaming data in one direction only. UDP_T uses a TCP socket to command and configure PMU measurements, and then uses a UDP socket for sending data out. UDP_U is the same as UDP_T except that the synchrophasor configuration and header response messages are sent over UDP instead of TCP. A user may choose to use UDP to minimize the additional overhead bits added and thus minimize the communications bandwidth needed to send PMU information out of a substation. UDP_S uses the least amount of overhead (and provides some additional security as the PMU or PDC using this method is only sending data and ignores any messages coming in).

TCP

TCP stands for Transmission Control Protocol and is a connection-oriented protocol, which means that it requires handshaking to set up end-to-end communications. Once a connection is set up, user data may be sent bi-directionally over the connection. TCP manages message acknowledgment, retransmission, and timeouts. With TCP, there are no lost data; the server will request the lost portion to be resent. Additionally, TCP ensures that the messages are received in the order sent. TCP provides the most robust connection, but it also adds additional overhead bits to any message data.

PMU Setting Example

A power utility is upgrading the line protection on its 230 kV system to use the SEL-421 relay as main protection. The grid operator also wants the utility to install PMUs in each 230 kV substation to collect data for a new remedial action scheme, and to eventually replace their present state estimation system.

The PMU data collection requirements call for the following data, collected at 10 messages per second:

- Frequency
- Positive-sequence voltage from the bus in each substation
- Three-phase and positive-sequence current for each line terminal
- Indication when the line breaker is open
- Indication when the voltage or frequency information is unusable

- Ambient temperature (one reading per station)
- Station battery voltage
- No relay control from the PMU communications port, for the initial stage of the project

The utility is able to meet the grid operator requirements with the relay, an SEL-2600A RTD Module, an SEL-2407 Satellite-Synchronized Clock, and an SEL-3555 in each substation.

This example will cover the PMU settings in one of the relays.

Some system details:

- The nominal frequency is 60 Hz.
- The line is protected by a breaker-and-a-half scheme.
- The station ambient temperature is collected by an SEL-2600A, Channel RTD01.
- The line PTs and wiring have a phase error of 4.20 degrees (lagging) at 60 Hz.
- The Breaker 1 CTs and wiring have a phase error of 3.50 degrees (lagging) at 60 Hz.
- The Breaker 2 CTs and wiring have a phase error of 5.50 degrees (lagging) at 60 Hz.
- The synchrophasor data will be using Port 3, and the maximum bps allowed is 19200.
- The system designer specified floating-point numeric representation for the synchrophasor data, and rectangular coordinates.
- The system designer specified integer numeric representation for the frequency data.
- The system designer specified fast synchrophasor response, because the data are being used for system monitoring.

The protection settings and resistance temperature detector (RTD) serial port settings will not be shown.

Determining Settings

The protection engineer performs a bandwidth check, using *Table 18.13*, and determines the required message size. The system requirements, in order of appearance in *Table 18.13*, are as follows.

- 5 Synchrophasors, in floating-point representation
- Integer representation for the frequency data
- 2 analog values
- 3 digital status bits, which require one status word

The message size is 16 + 5 • 8 + 2 • 2 + 2 • 4 + 1 • 2 = 70 bytes. Using *Table 18.14*, the engineer verifies that the port bps of 19200 is adequate for the message, at 10 messages per second.

Protection Math Variables PMV64 and PMV63 will be used to transmit the RTD01 ambient temperature data and the station battery voltage DC1, respectively.

The Protection SELOGIC Variables PSV64, PSV63, and PSV62 will be used to transmit the breaker status, loss-of-potential alarm, and frequency measurement status, respectively.

The Port 3 FASTOP setting will be set to N, to disable any control attempts from the PMU port.

Make the Global settings as shown in *Table 18.15*.

Table 18.15 Example Synchrophasor Global Settings (Sheet 1 of 2)

Setting	Description	Value
NFREQ	Nominal System Frequency (50, 60 Hz)	60
NUMBK	Number of Breakers in Scheme (1, 2)	2
EPMU	Enable Synchronized Phasor Measurement (Y, N)	Y
MFRMT	Message Format (IEEE C37.118, FM)	C37.118
MRATE	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60)	10
PMAPP	PMU Application (F = Fast Response, N = Narrow Bandwidth, 1 = Extra Narrow[a])	F
PMLEGCY	Synchrophasor Legacy Settings	N
NUMPHDC	Number of Phasor Data Configurations	1
PMFRQA	PMU Frequency Application (F = Fast, S = Slow)	S
PHCOMP	Frequency-Based Phasor Compensation (Y, N)	Y
PMSTN	Station Name (16 characters)	SAMPLE1
PMID	PMU Hardware ID (1–65534)	14
PHVI111	Phasor 1 (S, W, X, Y, Z)	Y
PHVT112	Phasor 2 (S, W, X, Y, Z)	W
PHVI113	Phasor 3 (S, W, X, Y, Z)	X
PHDV1	Phasor Data Set, Voltages (I1, PH, ALL)	V1
VYCOMP	Voltage Angle Compensation Factor (–179.99 to 180 degrees)	4.20
PHDI1	Phasor Data Set, Currents (I1, PH, ALL)	ALL
IWCOMP	IW Angle Compensation Factor (–179.99 to 180 degrees)	3.50
IXCOMP	IX Angle Compensation Factor (–179.99 to 180 degrees)	5.50
PHNR1	Phasor Numeric Representation (I = Integer, F = Floating point)	F
PHFMT1	Phasor Format (R = Rectangular coordinates, P = Polar coordinates)	R
FNR1	Frequency Numeric Representation (I = Integer, F = Float)	I
PMAQ11	Any Analog Quantity or alias	RTD01
PMAA11	Alias Name for the analog quantity	AmbientTemp
PMAQ12	Any Analog Quantity or alias	DC1
PMAA12	Alias Name for the analog quantity	StationBattery
PMDG11	Any Relay Word bit or alias	PSV64
PMDA11	Alias Name of Relay Word bit	LineBKStatus
PMDG12	Any Relay Word bit or alias	LOP
TREA1	Trigger Reason Bit 1 (SELOGIC Equation)	NA
TREA2	Trigger Reason Bit 2 (SELOGIC Equation)	NA
TREA3	Trigger Reason Bit 3 (SELOGIC Equation)	NA
TREA4	Trigger Reason Bit 4 (SELOGIC Equation)	NA

Table 18.15 Example Synchrophasor Global Settings (Sheet 2 of 2)

Setting	Description	Value
PMTRIG	Trigger (SELOGIC Equation)	NA
EPMDR	Enable PMU Data Recording	N
PMTEST	PMU Test Mode Equation (SELOGIC Equation)	NA

[a] Option 1 is available only if MRATE = 60.

The line breaker status must be created with protection SELOGIC variables. Make the Protection Freeform logic settings in *Table 18.16* in all six settings groups.

Table 18.16 Example Synchrophasor Protection Freeform Logic Settings

Setting	Value
PSV64	NOT (3PO OR SPO) # Line breaker status

Make the *Table 18.17* settings for Serial Port 3, using the **SET P 3** command.

Table 18.17 Example Synchrophasor Port Settings

Setting	Description	Value
PROTO	Protocol (SEL, DNP, MBA, MBB, MBGA, MBGB, RTD, PMU)	PMU
SPEED	Data Speed (300 to 57600)	19200
STOPBIT	Stop Bits (1, 2 bits)	1
RTSCTS	Enable Hardware Handshaking (Y, N)	N
FASTOP	Enable Fast Operate Messages (Y, N)	N
PMU MODE	PMU Mode (CLIENTA, CLIENTB, SERVER)	SERVER
PMODC	PMU Output Data Configuration	1

SEL Fast Message Synchrophasor Protocol

NOTE: The SEL-400G does not support SEL Fast Message Synchophasor protocol.

SEL Fast Message Unsolicited Write (synchrophasor) messages are general Fast Messages (A546h) that transport measured synchrophasor information. The relay can send unsolicited write messages as fast as every 50 ms on a 60 Hz system, and 100 ms on a 50 Hz system. When MFRMT = FM, set PMLEGCY = Y to use Global settings PHDATAV, PHDATAI, PHVOLT, and PHCURR to select the voltage and current data to include in the Fast Message. Not all messages are supported at all data speeds. If the selected data rate is not sufficient for the given message length, the relay responds with an error message.

Table 18.18 lists the Synchrophasor Fast Message Write function codes and the actions the relay takes in response to each command.

Table 18.18 Fast Message Command Function Codes for Synchrophasor Fast Write

Function Code (Hex)	Function	Relay Action
00h	Fast Message definition block request	Relay transmits Fast Message definition request acknowledge (Function Code 80)
01h	Enable unsolicited transfer	Relay transmits Fast Message command acknowledged message (Function Code 81). Relay transmits Synchrophasor Measured Quantities (function to enable: Unsolicited Write broadcast, Function Code 20)
02h	Disable unsolicited transfer	Relay sends Fast Message command acknowledge message (Function Code 82) and discontinues transferring unsolicited synchrophasor messages (function to disable: Unsolicited Write broadcast, Function Code 20)
05h	Ping: determine if channel is operable	Relay aborts unsolicited message in progress and transmits ping acknowledge message (Function Code 85)

See the SEL application guide "Using SEL-421 Relay Synchrophasors in Basic Applications" (AG2002-08) for more information on the SEL Fast Message Synchrophasor Protocol.

Fast Message Synchrophasor Settings

The settings for SEL Fast Message synchrophasors are listed in *Table 18.19*. Many of these settings are identical to the settings for the IEEE C37.118 format (see *Settings for Synchrophasors on page 18.6*).

Table 18.19 PMU Settings in the Relay for SEL Fast Message Protocol (in Global Settings)

Setting	Description
EPMU	Enable Synchronized Phasor Measurement (Y, N)
MFRMT	Message Format (C37.118, FM)[a]
PMAPP	PMU Application (F = Fast Response, N = Narrow Bandwidth, 1 = Extra Narrow[b])
PMLEGCY[c]	Synchrophasor Legacy Settings (Y, N)
PHCOMP	Frequency-Based Phasor Compensation (Y, N)
PMID	PMU Hardware ID (0–4294967295)
PHVOLT	Include Voltage Terminal
PHDATAV	Phasor Data Set, Voltages (V1, ALL)
V*k*COMP[d]	V*k* Voltage Angle Compensation Factor (–179.99 to +180 degrees)
PHCURR[e]	Current Source
PHDATAI[f]	Phasor Data Set, Currents (ALL, NA)
I*n*COMP[g]	In Angle Compensation Factor (–179.99 to +180 degrees)

[a] C37.118 = IEEE Std C37.118. FM := SEL Fast Message. Set MFRMT := FM to enter the Fast Message settings.

[b] Option 1 is not available when MFRMT = FM.

[c] PMLEGCY must be set to Y to access the data configuration settings shown in this table.

[d] *k* = voltage terminal.

[e] Setting hidden when PHDATAI := NA.

[f] When PHDATAV:= V1, this setting is forced to NA and cannot be changed.

[g] *n* = current terminal.

Certain settings in *Table 18.19* are hidden, depending on the status of other settings. For example, if PHDATAI := NA, the PHCURR setting is hidden to limit the number of settings for your synchrophasor application.

The SEL Fast Message Synchrophasor Protocol always includes the frequency information in floating-point representation, and 14 user-programmable SELOGIC variables PSV49–PSV64. There are no user-programmable analog quantities in the SEL Fast Message Synchrophasor Protocol.

Communications Bandwidth

A PMU that is configured to transmit a single synchrophasor (positive-sequence voltage, for example) at a message period of one second places little burden on the communications channel. As more synchrophasors are added, or if the message rate is increased, some communications channel restrictions come into play.

In the SEL Fast Message Synchrophasor Protocol, the master device determines the message period (the time among successive synchrophasor message timestamps) in the enable request. If the relay can support the requested message period on that serial port, the relay acknowledges the request (if an acknowledge was requested) and commences synchrophasor data transmission. If the relay cannot support the requested message period, the relay responds with a response code indicating bad data (if an acknowledge was requested).

The SPEED setting on any serial port set with PROTO := PMU should be set as high as possible, to allow for the largest number of possible message period requests to be successful.

The relay Fast Message synchrophasor format always includes 32 bytes for the message header and terminal ID, time information, frequency, and status bits. The selection of synchrophasor data will add to the byte requirements. *Table 18.20* can be used to calculate the number of bytes in a synchrophasor message.

Table 18.20 Size of an SEL Fast Message Synchrophasor Message

Item	Possible Number of Quantities	Bytes per Quantity	Minimum Number of Bytes	Median Number of Bytes	Maximum Number of Bytes
Fixed			32	32	32
Synchrophasors	1, 4, or 8	8	8	32	64
Total (Minimum, Median, and Maximum)			40	64	96

Table 18.21 lists the bps settings available on any relay serial port (setting SPEED), and the maximum message size that can fit within the port bandwidth. Blank entries indicate bandwidths of less than 40 bytes.

Table 18.21 Serial Port Bandwidth for Synchrophasors (in Bytes)

Requested Message Period (ms)	Equivalent Message Rate (messages per second)	Port Setting SPEED								
		300	600	1200	2400	4800	9600	19200	38400	57600
1000	1		41	83	166	333	666	1332	2665	3998
500	2			41	83	166	333	666	1332	1999
250 (60 Hz only)	4				41	83	166	333	666	999
200	5					66	133	266	533	799
100	10						66	133	266	399
50 (60 Hz only)	20							66	133	199

Referring to *Table 18.20* and *Table 18.21*, it is clear that the lower SPEED settings are very restrictive.

Some observations from *Table 18.21* follow.

- A serial port set with SPEED := 38400 or 57600 can handle any size message at any data rate.
- A serial port set with SPEED := 19200 can handle a single-synchrophasor or four-synchrophasor message at any data rate, and any size message as fast as 10 messages per second.
- A serial port set with SPEED := 9600 can handle a single-synchrophasor message at any data rate, a four-synchrophasor message at as fast as 10 messages per second, and any size message at as fast as 5 messages per second.
- A serial port set with SPEED := 300 cannot be used for Fast Message synchrophasors.

Protocol Operation

The relay will only transmit synchrophasor messages over serial ports that have setting PROTO := PMU. The connected device will typically be a synchrophasor processor. The synchrophasor processor controls the PMU functions of the relay, with SEL Fast Message commands, including commands to start and stop synchrophasor data transmission, and commands to request a configuration block from the relay, so the synchrophasor processor determine the correct configuration for storing the synchrophasor data.

Transmit Mode Control

The relay will not begin transmitting synchrophasors until an enable message is received from the synchrophasor processor. The relay will stop synchrophasor transmission on a particular serial port when the disable command is received from the synchrophasor processor, or when the relay settings for that port are changed. The relay will stop synchrophasor transmission on all serial ports when any Global or Group settings change is made.

The relay will respond to configuration block request messages regardless of the present transmit status, waiting only as long as it takes for any partially sent messages to be completely transmitted.

The relay will respond to a ping request immediately upon receipt, terminating any partially sent messages.

Independent Ports

Each serial port with the PROTO := PMU setting is independently configured and enabled for synchrophasor and Fast Operate commands. For example, if there are two serial ports set to PROTO := PMU, the status of one port has no effect on the other port. One port might be commanded to start transmitting synchrophasor messages, while the other port is idle, responding to a configuration block or Fast Operate request, or transmitting synchrophasors. The ports are not required to have the same SPEED setting, although the SPEED setting on each PROTO := PMU port will affect the minimum synchrophasor message data period that can be used on that port.

Control Capabilities

Serial Port Fast Operate Operation

The PMU can be configured to process SEL Fast Operate commands received on serial ports that have the Port setting PROTO := PMU, when the Port setting FASTOP := Y, and Global Settings EPMU := Y and PMAPP := F.

This functionality can allow a remote device (client) to initiate control actions in a serially connected PMU without the need for a separate communications interface. The client should enable Fast Operate Transmit on the serial port connected to the PMU. This can be accomplished with Global Setting EPMU := Y, Port Settings PROTO := PMU, FASTOP := Y, and PMUMODE set to either CLIENTA or CLIENTB.

The client can request a Fast Operate Configuration Block when the relay is in the nontransmitting mode, and the relay will respond with a message, which includes codes that define the circuit breaker and remote bit control points that are available via Fast Operate commands.

Once the control points are identified, the Fast Operate Output (FOP) Control Bits can be assigned to SELOGIC equations in the client's SELOGIC freeform protection logic settings. FOP Control Bits take the form FOP*p_n*, where *p* is the serial port (F, 1, 2, or 3) and *n* is the bit number from 01–32. The bit number can correspond to a circuit breaker or remote bit control in the local relay, identified in the Fast Operate Configuration Block.

A change to any FOP*p_n* value will cause the client to transmit a Fast Operate remote bit control message on Port *p*. If the FOP control bit asserts, the message will contain the opcode to set the corresponding control bit in the PMU. If it deasserts, the message will contain the opcode to clear the control bit. The remote device will send a Fast Operate message no later than 20 ms after it detects a change in the FOP bit.

The PMU will process Fast Operate requests regardless of whether synchrophasors are being transmitted, as long as serial port setting FASTOP := Y and PMUMODE is set to SERVER. When FASTOP := N, the relay will ignore Fast Operate commands. Use the FASTOP := N option to lock out any control actions from that serial port if required by your company operating practices.

SEL Fast Operate commands are discussed in *SEL Fast Meter, Fast Operate, Fast SER Messages, and Fast Message Data Access on page 15.31*.

The PMU can also process the Fast Operate commands embedded in the extended frame of the IEEE C37.118 command frame. This way you can accomplish both synchrophasor measurement and control by using the same IEEE C37.118 protocol on both serial and Ethernet interfaces. This way is also independent of the FASTOP setting.

Ethernet Fast Operate Operation

Fast Operate commands can be issued from a host device to control the function of remote bits and breaker operation in the relay. When coupled with synchrophasor measurements, Fast Operate commands can provide control to system events.

The implementation using the extended frame in the IEEE C37.118 synchrophasor packet makes it possible to send Fast Operate commands and synchrophasor data over the same Ethernet session. The Fast Operate command is embedded in

the extended frame of the IEEE C37.118 command frame. See the following example for configuration and setup of the IEEE C37.118 extended frame implementation.

Example 18.1 Synchrophasor Control Application

Refer to *Table 18.15* for an example of a PMU communications network with an SVP collecting and analyzing synchrophasor data in the network, based on a programmed power flow and voltage regulation scheme. Each of the depicted PMU/IEDs are connected to a load, feeder line, or generation facility streaming synchrophasors to the SVP.




Figure 18.7 Synchrophasor Control Application

Should you need to change the relay protection scheme because of system configuration or to shed bus load to maintain voltage quality, you can program your SVP to send control commands to the relay according to an algorithm. You can set a remote bit in the relay to change the group settings for an alternate protection scheme or send a **PULSE** command to the circuit breaker to disconnect load from the system.

To set the relay for such a control scenario, first configure synchrophasors for the IEEE C37.118 protocol. *Figure 18.8* depicts one way to configure synchrophasors for transport. In this SEL-487E example all of the S- and T-terminal phase currents and Z-terminal voltages along with the positive-sequence values are being transmitted in polar floating-point format at a message rate of 60 messages per second. The filter settings are configured for a fast response with phase compensation.

```
Synchronized Phasor Configuration Settings

MFRMT   := C37.118  MRATE   := 60       PMAPP   := 1        PMLEGCY := N
NUMPHDC := 1


Synchrophasor Data Configuration 1

PMSTN1  := "PMU Control"
PMID1   := 1



Phasors Included in the Data 1

Terminal Name, Relay Word Bit, Alternate Terminal Name

1: Z
2: S
3: T


PHDV1   := ALL      PHDI1   := ALL      PHNR1   := F        PHFMT1  := P
FNR1    := F

Phasor Aliases in Data Configuration 1
 (Phasor Name, Alias Name)

Synchrophasor Analog Quantities in Data Configuration 1
 (Analog Quantity Name, Alias Name)


Synchrophasor Digitals in Data Configuration 1
 (Digital Name, Alias Name)

TREA1   := NA
TREA2   := NA
TREA3   := NA
TREA4   := NA
PMTRIG  := NA
PMTEST  := NA
VZCOMP  := 0.00     ISCOMP  := 0.00     ITCOMP  := 0.00     PMFRQA  := S
PHCOMP  := Y


Synchronized Phasor Recorder Settings

EPMDR   := N

Synchronized Phasor Real Time Control Settings

RTCRATE := 2        MRTCDLY := 500
```

Figure 18.8 PMU Global Settings

Next, configure the Ethernet port to transmit synchrophasor data and accept Fast Operate commands. To enable an Ethernet port to accept Fast Operate commands, simply set FASTOP := Y.

```
SEL Protocol Settings

AUTO    := Y        FASTOP  := Y        TERTIM1 := 1
TERSTRN := "\005"
TERTIM2 := 0
```

Figure 18.9 Enabling Fast Operate Messages on Port 5

Using the C37.118 extended frame option to transport Fast Operate commands it is necessary to setup only one TCP/UDP session (see *Figure 18.10*).

```
Phasor Measurement Configuration

EPMIP   := Y        PMOTS1  := UDP_T
PMOIPA1 := "192.168.1.3"
PMOTCP1 := 4712     PMOUDP1 := 4713     PMOTS2  := OFF
```

Figure 18.10 Ethernet Port 5 Settings for Communications Using C37.118 Extended Fame

The relay is now ready to start transmitting synchrophasors and receive Fast Operate commands from the SVP.

Real-Time Control

The PMU can be configured to process IEEE C37.118 synchrophasor data received from two remote PMUs over serial ports. The PMU processes the remote PMU data, time-aligns them with the local data, and makes them available as analogs and digitals. Use the local synchrophasor analogs and as many as two remote sets of synchrophasor analogs in SELOGIC equations to do real-time control (RTC) applications.

Table 18.22 shows the serial port settings that need to be configured for RTC applications.

Table 18.22 Serial Port Settings for RTC

Setting	Description	Default
PMUMODE[a]	PMU Mode (CLIENTA, CLIENTB, SERVER)	SERVER
RTCID[b]	Remote PMU Hardware ID (1–65534)	1
PMODC[c]	PMU Output Data Configuration (1–5)	1

[a] Set PROTO := PMU to enable (on this port) the Synchrophasor Protocol selected by Global setting MFRMT.

[b] Setting hidden when PMUMODE := SERVER.

[c] Only available when PMUMODE := SERVER.

Descriptions for the settings in *Table 18.22* are as follows.

PMUMODE

Selects whether the port is operating as a synchrophasor server (source of data) or a client (consumer of data). When the port is intended to be a source of synchrophasor data, set this setting to SERVER. The Global setting MFRMT determines the format of the transmitted data. When using the port to receive synchrophasor data from another device, set this setting to either CLIENTA or CLIENTB. Only two ports may be configured as client ports and they must be uniquely configured for Channel A or Channel B. When a port is configured to receive synchrophasor data, the port will only receive data that uses the IEEE C37.118 format, regardless of the MFRMT setting.

RTCID

Expected synchrophasor ID from remote relay.

When the PMU is operating as a synchrophasor client (PMUMODE set to CLIENTA or CLIENTB), it will only accept incoming messages that contain this ID. Make sure this ID matches the ID configured in the remote relay.

PMODC

Select the data configuration set to be sent out from that port. This setting is only available when the PMUMODE=SERVER.

Table 18.23 shows the Global settings that need to be configured for RTC applications.

NOTE: The maximum channel delay is available in the **COM RTC** command.

Table 18.23 Global Settings for RTC

Setting	Description	Default
RTCRATE	Remote Messages per Second (1, 2, 5, 10, or 50 when NFREQ := 50) (1, 2, 4, 5, 10, 12, 15, 20, 30, or 60 when NFREQ := 60)	2
MRTCDLY	Maximum RTC Synchrophasor Packet Delay (20–1000 ms)	500

Descriptions for the settings in *Table 18.23* are as follows.

RTCRATE

Rate at which to expect messages from the remote synchrophasor device.

When the PMU is operating as a synchrophasor client (PMUMODE set to CLIENTA or CLIENTB), the relay will only accept incoming messages at this rate. Make sure the remote synchrophasor source(s) is configured to send messages at this same rate.

MRTCDLY

Selects the maximum acceptable delay for received synchrophasor messages.

When the PMU is operating as a synchrophasor client (PMUMODE set to CLIENTA or CLIENTB), the relay only accepts incoming messages that are not older than allowed by this setting. When determining an appropriate value for this setting, consider the channel delay, the transfer time at the selected baud rate, plus add some margin for internal delays in both the remote and local relay.

When you use the PMU for synchrophasor acquisition, the delayed and aligned analog quantities specific to that relay are available. Be aware that these quantities are only valid when RTCROK is asserted and only for the enabled channels. The specific channel quantities are also valid whenever their respective RTCROK*p* Relay Word bit is set (see *Table 18.11*).

When using the relay as a synchrophasor client, the Relay Word bits in *Table 18.24* indicate the state of the synchronization.

Table 18.24 Synchrophasor Client Status Bits (Sheet 1 of 2)

Name	Description
RTCEN*p*[a]	Asserts for one processing interval when a valid message is received on Channel p.
RTCROK*p*[a]	Asserts for one processing interval when data are aligned for Channel p. Use this bit to condition usage of the Channel p data.
RTCROK	Asserts for one processing interval when data for all enabled channels are aligned. Use this bit to condition general usage of the aligned synchrophasor data.
RTCDLY*p*[a]	This bit is asserted when the last received valid message on Channel p is older than MRTCDLY.

Table 18.24 Synchrophasor Client Status Bits (Sheet 2 of 2)

Name	Description
RTCSEQ*p*[a]	This bit is asserted when the processed received message on Channel p is the expected next-in-sequence. It is deasserted if it is not. The deassertion implies that one or more packets of information were lost. Use this bit to condition usage of Channel p data in applications where sequential data are required.
RTCCFG*p*[a]	Indicates Channel *p* is successfully configured.

[a] *p* = A or B.

When received, synchrophasor messages contain digital data. These data are stored in the Remote Synchrophasor Relay Word bits in *Figure 18.25*.

Table 18.25 Remote Synchrophasor Data Bits

Name	Description
RTC*p*D[16][a]	First 16 digitals received in synchrophasor message on Channel *p*. Only valid when RTCROK*p* is asserted.

[a] *p* = A or B.

Set MRTCDLY for the maximum expected communications channel delay in milliseconds. Any data arriving later than this time are rejected. The RTCDLY*p* Relay Word bit indicates this condition. Use the MRTCDLY to constrain the maximum longest operating time of the system. Set the RTCRATE to the rate of synchrophasor data being sent by remote relay. This is the MRATE setting on the remote relay.

Several Relay Word bits are useful for monitoring system status. Add RTCCFG*p* and RTCDLY*p* to the SER.

The RTCCFG*p* Relay Word bit is asserted after the two relays have communicated configuration data successfully. RTCCFG*p* deassertion indicates that the system has changed, perhaps because of a setting change in one of the relays.

If the RTCCFG*p* Relay Word bit indicates a new configuration, you can issue the **RTC** command to ensure that the data being received have not changed. The **RTC** command displays a description of the synchrophasor data being received. Use this command to ensure that the remote value that you chose for the SELOGIC equation is the correct value to compare with the local synchrophasor value.

The RTCDLYA bit asserts when synchrophasor data have not been received on Channel A within the window you set with the local MRTCDLY setting (100 ms in this example). If the RTCDLYA asserts, consider three options. First, the MRTCDLY setting can be increased. However, the MRTCDLY setting is your way of guaranteeing operation within a certain time. Increasing MRTCDLY allows for communications channels with longer transmission delay, but at the cost of increasing the maximum time of operation. A second option is to improve the communications channel so that it operates within the required MRTCDLY setting time. A final option is available if the assertion of MRTCDLY results from a temporary communications channel disruption. In this case, putting RTCDLYA in the SER provides warning.

The **COM RTC** command also provides information for monitoring system status. *Figure 18.11* shows a **COM RTC** command response. Use the maximum packet delay field to monitor the communications channel delay. This information can help you choose an appropriate value for the MRTCDLY setting.

```
Summary for RTC channel A
Port:              2
ID:                8
Present Status:    Receiving
Max Packet Delay:  50 msec
Message Rate:      60 msgs/sec

Summary for RTC channel B
Port:              1
ID:                9
Present Status:    Receiving
Max Packet Delay:  40 msec
Message Rate:      60 msgs/sec
```

Figure 18.11 Example COM RTC Command Response

Real-Time Control Example

Figure 18.12 shows an application example using SEL-411L Relays. In this example, Area 2 supplies power to Area 1 and Area 3. An important contingency is loss of both Link 1 and Link 2. In such a case, the generators in Area 2 accelerate. Alternate paths between Area 2 and Area 1 can also become stressed beyond their design limits. A simple solution is to measure the phase angle between Area 1 and Area 2. When the angle exceeds a predetermined limit, control the generation to avoid exceeding system limits.




Figure 18.12 Real-Time Control Application

Figure 18.13 shows the SELOGIC for the relay controlling the generator (called the local relay in this example). Lines 1 and 2 store phasor data into PMV53 and PMV54 so they can be viewed through use of the **MET PMV** command. Line 3 computes the angle difference between the local and remote relays. RTCAP02 is the remote V1Y angle. Lines 4–10 unwrap the phase angle when the difference exceeds ±180 degrees.

RTCROKA pulses true whenever a good synchrophasor message is received. For purposes of this example, we need it to hold true until the next message is received. To achieve this, lines 11-13 implement a timer to extend this bit by 1.75 cycles. A message is expected every 1 cycle; the additional 0.75 cycles covers any jitter that may occur in the rate or message receipt. Line 14 calculates a qualification signal consisting of the local and remote quality indicators. RTCROKA is the local indicator that has been extended as PCT01. RTCAD16 is the remote quality indicator. *Figure 18.14* shows its construction at the remote relay.

Line 15 computes absolute value of the angle. Line 16 checks the angle against the reference value. In this case, the reference value is 10 degrees.

The final result, PSV03, asserts when the relay receives a synchrophasor message with an angle difference exceeding 10 degrees.

```
Protection 1
1: PMV53 := V1YPMAD
2: PMV54 := RTCAP02
3: PMV55 := V1YPMAD - RTCAP02
4: PSV01 := PMV55 >= 180.000000
5: PMV01 := -180.000000
6: PSV02 := PMV55 <= PMV01
7: PMV01 := PMV55 + 360.000000
8: PMV02 := PMV55 - 360.000000
9: PMV55 :=NOT PSV01*PMV55+PSV01*PMV02
10: PMV55 :=NOT PSV02*PMV55+PSV02*PMV01
11: PCT01PU := 0.000000
12: PCT01DO := 1.750000
13: PCT01N := R_TRIG RTCROKA
14: PSV01 := PCT01Q AND RTCAD16
15: PMV56 := ABS(PMV55)
16: PSV03 :=(PMV56 > 10.000000) AND PSV01
```

Figure 18.13 Local Relay SELOGIC Settings

Figure 18.14 shows the SELOGIC settings for the remote relay. Set PSV64 to indicate that the sending data are correct. These data are sent with the synchrophasor data in the IEEE C37.118 data packet and are received by the local relay as RTCAD16. The RTCAD16 qualification on line 11 of the local relay (see *Figure 18.13*) contains this remote data quality indicator. A local relay quality indicator also qualifies line 11.

```
1: PSV64 := TSOK AND PMDOK
```

Figure 18.14 Remote Relay SELOGIC Settings

Set the remote relay Global settings according to *Figure 18.15*. Set the number of digitals (NUMDSW) to one. In this case, the relay sends SELOGIC values PSV49–PSV64 in the IEEE C37.118 data packet. This is how the remote TSOK AND PMDOK qualification maps to the local RTCAD16 Relay Word bit. Set the PMU application (PMAPP) to fast, because this is a protection application. Therefore, you must choose a filter for faster response. Also set the synchrophasor enable Global setting to yes (EPMU = Y). The MRTCDLY and RTCRATE settings are set but not used by the remote relay.

```
Synchronized Phasor Measurement Settings

MFRMT   := C37.118  MRATE   := 60       PMAPP   := F        PHCOMP  := Y
PMSTN   := "REMOTE RTC"
PMID    := 8
PHDATAV := V1       VCOMP   := 0.00     PHDATAI := NA       IWCOMP  := 0.00
IXCOMP  := 0.00     PHNR    := F        PHFMT   := P        FNR     := F
NUMANA  := 0        NUMDSW  := 1

TREA1   := NA
TREA2   := NA
TREA3   := NA
TREA4   := NA
PMTRIG  := NA
MRTCDLY := 100
RTCRATE := 60

Time and Date Management

IRIGC   := C37.118
```

Figure 18.15 Remote Relay Global Settings

Set the local relay Global settings according to *Figure 18.16*. It is important for synchrophasors to be enabled (EPMU = Y), the application to be fast (PMAPP = F), the compensation settings to be set correctly (VYCOMP, VZCOMP, IWCOMP, and IXCOMP), and for IRIGC = C37.118.

Set MRTCDLY for the maximum expected communications channel delay in milliseconds. Any data arriving later than this time are rejected. The RTCDLYA Relay Word bit indicates this condition. Use the MRTCDLY to constrain the

maximum longest operating time of the system. Set the RTCRATE to the rate of synchrophasor data being sent by remote relay. This is the MRATE setting on the remote relay.

The other Global settings are not relevant to this application.

```
Synchronized Phasor Measurement Settings

MFRMT   := C37.118  MRATE   := 60       PMAPP   := F        PHCOMP  := Y
PMSTN   := "LOCAL RTC"
PMID    := 4
PHDATAV := V1       VCOMP   := 0.00     PHDATAI := NA       IWCOMP  := 0.00
IXCOMP  := 0.00     PHNR    := F        PHFMT   := P        FNR     := F
NUMANA  := 0        NUMDSW  := 0

TREA1   := NA
TREA2   := NA
TREA3   := NA
TREA4   := NA
PMTRIG  := NA
MRTCDLY := 100
RTCRATE := 60

Time and Date Management

IRIGC   := C37.118
```

Figure 18.16 Local Relay Global Settings

Set the port settings for the port that sends the synchrophasor data on the remote relay, according to *Figure 18.17*.

```
Protocol Selection

PROTO   := PMU

Communications Settings

SPEED   := 57600    STOPBIT := 1        RTSCTS  := N

SEL Protocol Settings

FASTOP  := N

PMUMODE := SERVER
```

Figure 18.17 Remote Relay Port Settings

Set the port settings for the port that receives the synchrophasor data on the local relay, according to *Figure 18.18*. Notice that the RTCID setting must match the PMID setting of the remote relay.

```
Protocol Selection

PROTO   := PMU

Communications Settings

SPEED   := 57600    STOPBIT := 1        RTSCTS  := N

SEL Protocol Settings

FASTOP  := N

PMUMODE := CLIENTA
RTCID   := 8
```

Figure 18.18 Local Relay Port Settings

Several Relay Word bits are useful for monitoring system status. Add RTCCFGA and RTCDLYA to the SER.

The RTCCFGA Relay Word bit is asserted after the two relays have communicated configuration data successfully. RTCCFGA deassertion indicates that the system has changed, perhaps because of a setting change in one of the relays.

If the RTCCFGA Relay Word bit indicates a new configuration, you can issue the **RTC** command to ensure that the data being received have not changed. The **RTC** command displays a description of the synchrophasor data being received. Use this command to ensure that the remote value that you chose for the SELOGIC equation (for example, RTCAP02 in *Figure 18.13*) is the correct value to compare with the local synchrophasor value.

The RTCDLYA bit asserts when synchrophasor data have not been received within the window you set with the local MRTCDLY setting (100 ms in this example). If the RTCDLYA asserts, consider three options. First, the MRTCDLY setting can be increased. However, the MRTCDLY setting is your way of guaranteeing operation within a certain time. Increasing MRTCDLY allows for communications channels with longer transmission delay, but at the cost of increasing the maximum time of operation. A second option is to improve the communications channel so that it operates within the required MRTCDLY setting time. A final option is available if the assertion of RTCDLY results from a temporary communications channel disruption. In this case, putting RTCDLYA in the SER provides warning.

The **COM RTC** command also provides information for monitoring system status. *Figure 18.19* shows a **COM RTC** command response. Use the maximum packet delay field to monitor the communications channel delay. This information can help you choose an appropriate value for the MRTCDLY setting.

```
Summary for RTC channel A
Port:              2
ID:                8
Present Status:    Receiving
Max Packet Delay:  50 msec
Message Rate:      60 msgs/sec

Summary for RTC channel B
Port:              1
ID:                9
Present Status:    Receiving
Max Packet Delay:  40 msec
Message Rate:      60 msgs/sec
```

Figure 18.19 Example COM RTC Command Response

PMU Recording Capabilities

The PMU can be configured to record synchrophasor data by setting EPMDR := Y. Select one of the data configuration q you want to record using SPMDR setting where q = 1–NUMPHDC. Create a recording trigger using PMTRIG SELOGIC setting. On the rising edge of PMTRIG, the PMU starts recording synchrophasor data. The duration and the pretrigger duration of the recording are user-settable.

NOTE: Select PMTRIG trigger conditions to assert PMTRIG only once during a four-hour period if EPMDR = Y (i.e., synchrophasor recording is enabled).

The PMU stores these files in the SYNCHROPHASOR subdirectory with .PMU extension. Use FILE READ or File Transfer Protocol (FTP) to retrieve these stored data files. The file is in binary format and IEEE C37.118 data format compliant.

The file starts with a Configuration 2 frame followed by the data frames as shown below.

<Configuration 2 Frame>

<Data Frame 1>

<Data Frame 2>

.

.

.

<Data Frame *t*>

<Data Frame *t*+1>

.

.

.

<Data Frame *n*>

where:

t = the number of pretrigger data frames, and is equal to PMPRE • MRATE.

n = the total number of data frames, and is equal to PMLER • MRATE.

<Data Frame *t*+1> is the first data frames with Bit 11 in the STAT field (PMTRIG) asserted.

The recorded file has the following file naming convention.

yymmdd,hhmmss,0,aaa,bbb,ccc.PMU

where,

yymmdd, hhmmss = the UTC time stamp of the first data frame in the file with bit 11 (PMTRIG) asserted

aaa = the last three characters of the PMSTN*q* setting (after removing characters " / \ < > * | : ; [ ] $ % { } and the spaces)

bbb = the last three characters of the PMID*q*

ccc = the last three characters of the CONAM setting (after removing the spaces)

Additional PMTRIG assertions are ignored during recording.

Table 18.26 shows the setting name, description, and default value to help configure the data recording.

Table 18.26 PMU Recording Settings

Setting	Description
EPMDR[a]	Enable PMU Data Recording (Y, N)
SPMDR[b]	Select Data Configuration for PMU Recording (1–NUMPHDC)
CONAM	Company Name (1–5 characters)
PMLER[b]	Length of PMU Triggered Data (2–120 s)
PMPRE[b]	Length of PMU Pretriggered Data (1–20 s)

[a] This setting is forced to N if MFRMT = FM.

[b] This setting is hidden if EPMRD = N.

Descriptions for the settings in *Table 18.26* are as follows.

EPMDR

Use the EPMDR setting to enable synchrophasor data recording. This setting is hidden when EPMU := N. When EPMDR = Y, phasor measurement data recording will begin on the rising edge of PMTRIG. Any subsequent PMTRIG assertions during the allotted recording period (PMLER) will not result in another

PMU data recording being started. The relay will store synchrophasor measurement data as a IEEE C37.118 binary format file that can be retrieved from the relay by using FTP. Synchrophasor data are recorded into a file with extension *.PMU.

SPMDR

The SPMDR setting provides a means for selecting any one of the enabled data configuration 1–NUMPHDC for synchrophasor data recording.

CONAM

The CONAM setting provides a means for inserting the company name into the recorded synchrophasor data file name. The CONAM setting is five characters long. The settings allows all printable characters except ? " / \ < > * | : ; [ ] $ % { }.

PMLER

PMLER sets the total length of the synchrophasor data recording, in seconds. The PMLER time includes the PMPRE time. For example, if PMLER is set for 30 seconds of PMU recorded data, and PMPRE is set for 10 seconds of pretrigger data, the final recording will contain 10 seconds of pretrigger data and 20 seconds of triggered data for a total report time of 30 seconds.

PMPRE

The PMPRE setting sets the length of the pretrigger data within the synchrophasor data recording. The PMPRE data begins at the PMTRIG point of the recording, and extends back in time (previous time to the trigger event) for the designated amount of time.

SECTION 19

Remote Data Acquisition

SEL-400 series relays can receive analog and binary inputs from remote data acquisition systems. This technology provides flexible solutions, reduces the cost of copper, and improves overall safety in the substation.

Time-Domain Link (TiDL)

Some SEL-400 series relays can receive remote analog and binary inputs from the SEL-2240 Axion. The Axion provides the remote analog and binary data over an IEC 61158 EtherCAT, TiDL network. This technology provides very low and deterministic latency over point-to-point architecture. Point-to-point architecture eliminates the need for time synchronization between the remote data acquisition units and the relay. In addition, it eliminates the complex communications network often associated with remote data acquisition and simplifies the programming and installation process.

Some of the benefits of a TiDL system include:

- Use ACSELERATOR QuickSet SEL-5030 Software to set the relay as you would conventional SEL-400 series relays. Firmware for the SEL-400 series relays was modified for the implementation of TiDL; however, the settings and protection algorithms were unchanged.
- Decrease costs through copper reduction.
- Simplify the installation process.
- Increase safety in the substation by removing high-energy cables from the control house. This also eliminates the concern of an open circuited CT when a relay is removed from service.

SEL-400 series relays with TiDL can receive as many as eight fiber links from as many as eight Axion remote data acquisition nodes. Not all nodes have to supply analog data—some can supply digital input and output (I/O) only. The firmware will recognize and validate the connected Axion modules and determine if they match a predefined supported topology. The supported topologies are balanced between copper reduction and the number of required remote Axion nodes. Refer to *Section 2: Installation* in the product-specific instruction manuals to review the supported TiDL topologies.




Figure 19.1 Sample TiDL System Topology

SEL-400 series relays that support TiDL are only available in a 4U chassis. These relays support an I/O board on the relay, and, when applicable, main board I/O. These I/Os will be mapped to the 100- and 200-level inputs and outputs. Axion remote modules provide additional I/O by using the internal digital Relay Word bits for the 300, 400, and 500 levels of the relays. Note that when the relay part number supports TiDL, all output settings for I/O are available. Correctly set these outputs for what is installed because all output settings will be available but all may not be physically installed in your system.

Relay Word bits IO300OK, IO400OK, and IO500OK indicate the status of installed I/O boards in standard relays or whether a remote module is commissioned, such as in a TiDL system. These bits can also identify whether a board is installed or when a remote I/O module fails.




Figure 19.2 Rear Panel of Relays With TiDL

TiDL applications use the SEL-2240 Axion, which is a fully integrated analog and digital I/O control solution suitable for remote data acquisition. An Axion node consists of a 10-slot, 4-slot, or dual 4-slot chassis that is configurable to contain a power module and combinations of CT/PT, digital input (DI), or digital output (DO) modules.




Figure 19.3 Axion Chassis

Each chassis requires a SEL-2243 Power Coupler (see *Figure 19.4*). This module supplies power to the rest of the node and transmits the data to the relay through fiber-optic communication. See the *SEL-2240 Axion Instruction Manual* for more information.



Figure 19.4 SEL-2243 Power Coupler

The SEL-2244-2 Digital Input Module (see *Figure 19.5*) consists of 24 optoisolated inputs that are not polarity-dependent. These inputs can be configured to respond to ac or dc control signals. The TiDL system maps as many as 72 DI points to the relay. For more information on DI mapping, refer to *Section 2: Installation* in the product-specific instruction manuals.



Figure 19.5 SEL-2244-2 Digital Input Module

The SEL-2244-5 Fast High-Current Digital Output Module (see *Figure 19.6*) consists of ten fast, high-current output contacts. The TiDL system can map as many as 48 DO points to the relay. For more information on DO mapping, refer to *Section 2: PC Software*.




Figure 19.6 SEL-2244-5 Fast High-Current Digital Output Module

The SEL-2245-42 AC Analog Input Module (see *Figure 19.7*) provides protection-class ac analog input (CT/PT) and can accept three voltage and three current inputs. The module samples at 24 kHz and is 1 A or 5 A software-selectable. Depending on the supported fixed topology, multiple CT/PT input modules can function in each node. Some topologies only support one CT/PT module per node. See the supported topologies in *Section 2: Installation* in the product-specific instruction manual for more information.



Figure 19.7 SEL-2245-42 AC Analog Input Module

A simple commissioning process identifies the connected TiDL system and verifies it matches one of the supported relay topologies. Once the commissioning process is complete, the topology is stored in memory. At each additional relay startup, the firmware validates that the connected modules match those of the stored configuration. It recognizes if any CT/PT modules within the node have changed. See *Section 2: PC Software* in the product-specific instruction manual for more information on commissioning.

Secondary injection testing takes place at each Axion node. Test sources are required to inject voltages and current to the Axion node to verify correct installation and mapping. Monitoring of the voltages and currents will remain in the control house at the relay location.

IEC 61850-9-2 Sampled Values (SV)

Some SEL-400 series relays are available with the capability to either publish or subscribe to remote analogs in accordance with the UCA International Users Group's "Implementation Guideline for Digital Interface to Instrument Transformers Using IEC 61850-9-2," This type of remote data acquisition is a subset of IEC 61850-9-2 and specifies, among other things, logical devices, data set contents, sampling rates, the time-synchronization method, and the message format. The 9-2LE guideline clarified ambiguities in the 9-2 standard, improving interoperability between SV devices from different manufacturers.

Architecture

9-2LE uses OSI Layer 2 multicast messages on standard Ethernet network architecture. Merging units such as the SEL-421-7 with SV publication capability enabled or the SEL-401 Merging Unit sample remote analog values, convert them to digital signals, and then publish them over the Ethernet network. Two key components of SV messages (besides the current and voltage data) are the

destination MAC address and the application ID, or APPID. Relays, meters, DFRs, and other devices on the network can selectively subscribe to the SV streams they need for their application based on these attributes. Because SV streams only carry current and voltage measurements, to accommodate digital input and output data or controls, IEC 61850 GOOSE must also be configured on the network. This network, which carries data essential for the first level of basic substation processes, is known as the process bus. Another network commonly associated with IEC 61850 is known as the station bus, which carries station-level communications such as SCADA and engineering access.

The process bus allows a single merging unit to share its data with multiple devices and for a single device to receive remote data from multiple merging units. To align these data, 9-2LE requires time synchronization for all devices. This can also be accomplished over either the process bus or the station bus network via IEEE 1588 or Precision Time Protocol (PTP). Alternately, SEL SV devices can be synchronized via IRIG-B. Because of the bandwidth requirements and message types that can be present on the process bus, optimal SV performance requires a well-engineered process bus and station bus network.




Figure 19.8 Example SV Network

SEL SV devices allow for flexible process bus and station bus configuration. The Port 5 setting, BUSMODE, can be used to change the default behavior of independent buses (BUSMODE := INDEPEND) and merge the two buses together (BUSMODE := MERGED). SEL does not recommend the use of the merged BUSMODE other than in a laboratory situation or for monitoring functions, as it disables Ethernet Ports 5C and 5D and places all network traffic on Ports 5A and 5B.

The Port 5 settings NETMODE and NETPORT determine and configure the Ethernet ports used for the station bus and the process bus. The NETMODE setting applies only to the station bus, and gives the user the ability to set the desired network redundancy mode in the device. The NETPORT setting determines which pair of Ethernet ports the SV device will use for its station bus. The SV device will use the other pair of Ethernet ports for the process bus. For example, if NETPORT = A or B, the station bus will be on Ethernet Ports 5A and 5B with the process bus on Ports 5C and 5D. SV process bus ports only operate in FAILOVER mode. Refer to *Ethernet Communications on page 15.6* for more information on Ethernet network operation and using redundant Ethernet ports.

Benefits of a 9-2LE SV System

Some of the benefits of a 9-2LE SV system include:

- Set the relay as you would conventional SEL-400 series relays through use of QuickSet and ACSELERATOR Architect SEL-5032 Software.
- Decrease costs through copper reduction and data sharing.
- Increase safety in the substation by removing high-energy cables from the control house. This also eliminates the concern of an open circuited CT when a relay is removed from service.

SV Publication

SV Publication Capability

Some SEL-400 series relays are available with the capability for SV publication. Enabling SV publication through settings—Port 5 setting SVTXEN > 0 or via Configured IED Description (CID) file—enables the merging unit functionality of the device. The SV publication capability of each SEL SV publishing devices is identical, so throughout this section, SEL devices with SV publication enabled are referred to as SV publishers.

The SV publisher digitizes the data from its voltage and current inputs, records its current state of time synchronization, scales these values to primary units by using the CT and PT ratio settings, and then transmits these values in accordance with the 9-2LE guideline. SEL SV publishers support the “MSVCB01” model of the multicast SV control block described in the guideline, which includes a single application service data unit (ASDU). The transmission rate is 80 samples per nominal frequency cycle. If the nominal frequency setting of the SV publisher NFREQ = 50 Hz or 60 Hz, the SV transmission rate is 4000 or 4800 samples per second, respectively.

The SV publisher can publish as many as seven SV streams simultaneously. SV publication is independent of the protection elements, so protection functionality remains secure even when the SV publisher is publishing the maximum number of SV streams.

Because multiple SV streams may be received by a single subscriber, all streams usually require time-alignment to a time source with an accuracy of <1 µs. SV messages indicate the synchronization state of the SV publisher at the time the sample was taken. This value, smpSynch in the SV message, will be 0, 1, or 2, to indicate whether the merging unit was synchronized with a global time source (2), a local time source (1), or an internal clock (0). If the SV publisher is synchronized with an IEEE 1588 PTP time source that uses the PTP Power Profile (C37.238), the smpSynch value is equal to the ID of the grandmaster clock, usually a value between 5 and 254.

Though SV messages do not contain an actual time stamp, they do include a value, smpcnt (sample count), that the publisher increments for each message that it transmits, which represents the time at which the sample was taken. For every SV message that the SV publisher transmits, smpcnt increments until it reaches a value of 4799 on a 60 Hz system, or 3999 on a 50 Hz system. At the top of the second, smpcnt resets to 0. Smpcnt can be used to calculate the time stamp of the message in relation to the most recent top of a second by multiplying it by the transmission interval (208.33 µs for a 60 Hz system or 250 µs for a 50 Hz system). For example, a message with smpcnt=699 on a 50 Hz system was taken 699 • 250 µs = 174.75 ms after the top of the second.

SV Publisher Configuration

Architect provides support for the configuration of the SEL SV publisher via a GUI. This interface provides the most flexible configuration of SV publications, including the creation of customized SV data sets. This mechanism is very similar to the configuration of GOOSE publications. For more information, see *IEC 61850 Configuration on page 17.33*.




Figure 19.9 Example Architect SV Publication Configuration

Architect includes an ICD file for the SEL-401 and an ICD file for the SEL-421 with SV publication capability. ICD files of both SV publishers contain default SV data sets, which contain combinations of the current and voltage terminals available on the publisher, i.e., W and Y, W and Z, X and Y, or X and Z. You can choose to publish any of these preconfigured data sets or create and publish a custom data set that conforms to the 9-2LE guideline. This feature is useful if you need the SV publisher to send anything other than all phases (A, B, C, and neutral) of a current or voltage terminal in an SV stream.

SV publications may also be configured via Port 5 settings through QuickSet or an ASCII terminal window. You can use Port 5 settings to quickly configure SV streams that do not require much customization. All phases (A, B, C, and neutral)

of a current or voltage terminal must be mapped to an SV stream, and each stream must contain at least one set of voltage or current terminal phase quantities.

SV Publisher Startup

When initially turned on, the SV publisher **ENABLED** LED illuminates as soon as protection functionality is enabled, typically within 10 seconds, but there can be an additional delay of approximately 6 seconds before the initial SV publication is transmitted. Once the SV publisher has begun transmitting SV streams, they can be temporarily disabled for the following conditions:

- Port 5 settings are modified
- A new CID file configuration is enabled
- Power is cycled

SV publications stop if the SV publisher is disabled (EN Relay Word bit = False), the Port 5 setting EPORT is set to "N", or the processor fails. SV publications will not resume unless the disabling condition is addressed.

SV Publisher Diagnostics and Testing

Once SV publication is configured and enabled, new commands are available to verify configuration, diagnose and troubleshoot SV communications, and aid in commissioning and testing: **COM SV** and **TEST SV**.

The **COM SV** command displays information about the SV streams that the unit is configured to publish. The data includes the SV destination MAC address, Application ID, message name, data set name, VLAN ID, and priority if the SV publisher is configured via CID file. If the publisher is configured via Port 5 settings, the data set name remains blank because it is not used in Port 5 settings, and therefore unavailable. For more information on the **COM SV** command, see *Section 9: ASCII Command Reference* in the product-specific manual.

The **TEST SV** command places the SV publisher into TEST SV mode. In this mode, it replaces the current and voltage data of all SV configured streams with predefined signals for a period of 15 minutes. Also, the SV publisher asserts the test bit in the quality attribute of each current and voltage to identify it as test data. Note that the SV publisher remains in normal mode, and does not enter IEC 61850 Test mode. This does not affect metering or protection functions on the SV publisher. The **COM SV** command indicates whether the SV publisher is in TEST SV mode by displaying the information at the top of the response. Refer to the **TEST SV** command description in *Section 9: ASCII Command Reference* in the product-specific manual for more information.

SV Subscriber

SV Subscriber Functionality

SEL SV subscriber relays do not have current or voltage input terminals like conventional relays. SV subscriber relays also do not have internal instrument transformers. Conventional relays are typically ordered from the factory with either 1 A or 5 A nominal CTs, which provide the full range of measured values for the current input terminals. Before or during installation, SEL SV subscriber relays must be configured with the same nominal current value of the merging unit for proper operation. The ASCII command **CFG CTNOM *n***, where *n* is 1 or 5, must be used to configure the SV subscriber with the nominal current value of the sub-

scribed merging unit. Refer to the *Section 9: ASCII Command Reference in the SEL-421-7 Instruction Manual* for more information on the **CFG CTNOM** command.




Figure 19.10 SEL-421-7 SV Subscriber Relay, 4U Rear Panel

SV Subscribers, such as the SEL-421 SV Subscriber Relay, must be configured to subscribe to 9-2LE-compliant SV streams to enable any protection functions. When configured via Port 5 settings, all phases (A, B, and C) of a current or voltage terminal must come from an SV stream, and terminals cannot be mapped more than once. When configured using Architect, as many as three streams can be summed and mapped to a single terminal. The SEL-421 SV Subscriber Relay and SEL-451 SV Subscriber Relay can receive as many as four streams when configured through Port 5 settings, and the SEL-487E SV Subscriber Relay and SEL-487B SV Subscriber Relay can receive as many as seven streams when configured through Port 5 settings. All SV subscriber relays can receive as many as seven streams when configured through use of a CID file.

Once SV subscriptions are configured and are being received, the SV subscriber relay provides a suite of protection functionality. Please refer to the specific product instruction manual for a list of available protection functions.

Note that IEC 61850-9-2LE only covers the publication and subscription of remote analog data. To communicate digital input and output data or controls, IEC 61850 GOOSE must be configured and optimized on either the process bus or the station bus.

SV Subscriber Configuration

Architect provides support for the configuration of the SEL SV subscriber via a GUI. This interface provides the most flexible configuration of SV publications, including the creation of customized SV data sets. This mechanism is very similar to the configuration of GOOSE publications. For more detailed information, see *IEC 61850 Configuration on page 17.33*.




Figure 19.11 Example Architect SV Subscription Configuration

When configuring the SV subscriber, SV subscriptions are accomplished in the same manner as GOOSE subscriptions. Simply drag a published current into an appropriate current slot, or a published voltage into a voltage slot in the SV subscriber **SV Receive** tab. Note that even though a publisher may have a neutral current or voltage value in its publication, the SEL subscriber does not have a neutral current or voltage slot to map it into. Finally, configure the time reference of the subscriber (which selects the device whose smpSynch value all other subscribed messages must match) by selecting the device name from the drop-down list box labeled **Time Reference**. See *Subscription Reference Stream on page 17.21* for more information about the reference stream. Architect also allows as many as three received current streams to be summed and mapped to a single relay current terminal.

SV subscriptions may also be configured via Port 5 settings through QuickSet or an ASCII terminal window. Port 5 settings can be used to quickly configure SV subscriptions that do not require much customization. All phases (A, B, C) of a current or voltage terminal must be mapped to an SV subscription. Please note that regardless of the configuration method, you cannot map a current or voltage phase value into more than one subscriber slot.

SV Subscriber Startup

When initially turned on, the SV subscriber **ENABLED** LED illuminates as soon as protection functionality is enabled, which can take as long as 17 seconds but will typically be within 10 seconds. Once the SV subscriber has begun accepting SV streams, SV processing can be temporarily disabled for the following conditions:

- Port 5 settings are modified
- A new CID file configuration is enabled
- Power is cycled

SV subscriptions are disabled if the SV subscriber is disabled (EN Relay Word bit = False), the Port 5 setting EPORT is set to "N", or the processor fails. SV subscriptions do not resume unless the disabling condition is addressed. When SV subscriptions are disabled, so is the primary means of data acquisition for the relay. Take care to recognize when such a condition occurs, generate appropriate warnings or alarms, and resolve any issues.

SV Subscriber Diagnostics and Testing

Once SV subscriptions are configured and enabled, new commands are available to verify configuration, diagnose and troubleshoot SV communications, and aid in commissioning and testing: **COM SV** and **TEST SV**.

The **COM SV** command displays information about the SV streams to which the unit has been configured to subscribe. The data includes the SV destination MAC address, Application ID, message name, data set name, VLAN ID, and priority if the information is available. If information is not available, the field remains blank. The **COM SV** command also provides statistics for individual subscribed SV streams and any error conditions that are currently present or were present during the previous 30 seconds. For more information on the **COM SV** command, see *Section 9: ASCII Command Reference* in the product-specific manual.

As the SV subscriber receives subscribed SV messages, it places them into a buffer that has a capacity of about 3 ms for each subscribed stream. The Port 5 CH_DLY SV channel setting determines how long the subscriber waits to receive data from all subscribed streams and will use the channel data from its buffer that corresponds to this instant in its past. If a subscribed message arrives so late (>3 ms) that the SV subscriber does not have a place for it in its buffer, or it never arrives, the message is considered lost. If SV messages are delayed by more than CH_DLY but arrive in time to be received into the buffer of the subscriber, these messages are not considered lost, but their data are not used. The **COM SV** command uses the warning **CH_DLY EXCEEDED** to indicate this condition. If one to three consecutive messages are delayed or lost, the SEL SV subscriber interpolates the missing data. The **COM SV** command uses the INTERPOLATED warning code to indicate when it has had to interpolate for missing or lost data. If more than three consecutive SV packets are delayed or missing, the **COM SV** command uses the error message **SV STREAM LOST** to indicate any subscriptions in this condition.

If any subscribed SV streams are lost, the SV subscriber can still be able to provide some subset of metering and protection functionality, depending on what data are in the missing stream(s). For example, consider an SV subscriber that has two active subscriptions with the first one providing one set of terminal currents and voltages, and the other providing another set of currents. If the second subscription is lost, the SV subscriber can still provide metering data and some degree of overcurrent and LOP protection with the data available from the first stream. Refer to the product-specific instruction manual for available protection features.

The **TEST SV** command places the SV subscriber into TEST SV mode. In this mode, it accepts any subscribed messages with or without the test bit of the quality attribute set. The data that the SV subscriber receives while in TEST SV mode are processed as valid data, so take care to ensure that outputs are blocked to prevent any undesired operations. The **MET** command reflects the received data as actual data, even with the test bit asserted. The **COM SV** command indicates whether the SV subscriber is in TEST SV mode by displaying the information at the top of the response. Refer to the TEST SV command description in *Section 9: ASCII Command Reference* of the product-specific manual for more information.

The health of the incoming SV subscription data channels can be monitored with the SV subscription Relay Word bits SVSALM, SVS*mm*OK, and SVCC, and the SVND*mm* (where *mm* is the SV stream number 01–07) analog quantities. The SVS*mm*OK Relay Word bits are asserted when subscription *mm* is configured and data conforming with the 9-2LE guideline is being actively received from it. The SVCC (SV coupled clocks mode) Relay Word bit is asserted when the SV subscriber is synchronized with the same smpSynch value as the subscription ref-

erence stream. The SVND*mm* analog quantities indicate the measured channel delay of each subscription and are compared with the Port 5 CH_DLY setting to generate an alarm condition as described in the following.

The SVSALM Relay Word bit is a general purpose alarm that will assert for the following conditions:

- The SV subscriber has lost sync with the device providing its reference stream
- One or more subscribed SV streams network delays exceed the CH_DLY setting
- One or more subscribed SV streams are no longer being received (lost)
- One or more subscribed SV streams have a subscription status SVS*mm*OK bit that is not set.

The SV subscriber also provides analog channel status Relay Word bits, which are useful for supervising protection based on the state of SV communications for each current and voltage channel. These bits include *nnn*OK and *nnn*BK bits, where *nnn* is the product-specific current or voltage channel that can potentially be mapped to data from an incoming SV stream, for example, IAW, IBW, ICW, VAY, VBY, VCY, etc. in the SEL-421 SV Subscriber Relay. The *nnn*OK bits asserts for all data channels that are mapped to a subscribed SV stream and have data actively being received from it. The *nnn*BK bits are the inverse of the *nnn*OK bits.

See *Section 5: Protection Functions* of the product-specific manual for more information on SV status logic.

This page intentionally left blank

APPENDIX A

Manual Versions

The date code at the bottom of each page of this manual reflects the creation or revision date.

Table A.1 lists the firmware versions, revision descriptions, and corresponding instruction manual date codes.

Table A.1 Instruction Manual Revision History (Sheet 1 of 5)

Date Code	Summary of Revisions
20200520	**Section 13** ➤ Updated text to include Automation SELOGIC conditioning timers.
20200424	**Section 18** ➤ Updated *Control Capabilities*.
20200401	**Section 2** ➤ Added *SEL Grid Configurator Software*. **Section 4** ➤ Updated *Figure 4.15: Enter Password Screen*. **Section 5** ➤ Updated for SEL-400G. **Section 9** ➤ Updated for SEL-400G. ➤ Removed *Table 9.1: Report Settings*. **Section 14** ➤ Updated for SEL-400G. **Section 18** ➤ Updated for SEL-400G.
20200229	**Section 4** ➤ Updated *Figure 4.15: Enter Password Screen*. ➤ Added *Figure 4.16: Invalid Password Screen*. **Section 5** ➤ Updated *Figure 5.1: Disconnect Switch Close Logic* and *Figure 5.2: Disconnect Switch OPEN Logic*. **Section 6** ➤ Updated text and figures to include new EISYNC setting. **Section 10** ➤ Updated *Table 10.9: Troubleshooting Procedures*. **Section 11** ➤ Updated text in *PTP Over PRP Networks*. **Section 12** ➤ Updated notes for *Table 12.25: PTP Settings*. **Section 14** ➤ Updated *Figure 14.7: Sample ETH Command Response*. ➤ Updated *Table 14.43: Warning and Error Codes for SV Subscriptions* and *Table 14.77: Accessible GOOSE IED Information*. ➤ Added *Table 14.78: Warning and Error Codes for GOOSE Subscriptions*.

Table A.1 Instruction Manual Revision History (Sheet 2 of 5)

Date Code	Summary of Revisions
	Section 15 ➤ Added text regarding wildcard usage ➤ Added *Table 15.19: FTP and MMS Wildcard Usage Examples* and *Table 15.20: Ymodem Wildcard Usage Examples*. **Section 16** ➤ Updated *Figure 16.4: Sample Response to SHO D Command*, *Figure 16.5: Sample Custom DNP3 Analog Input Map Settings*, *Figure 16.6: DNP3 Application Network Diagram*, and *Figure 16.8: DNP3 LAN/WAN Application Example Ethernet Network*. **Section 17** ➤ Updated text and figures in *IEC 61850 Configuration*. ➤ Updated *Table 17.20: Logical Device: CFG (Configuration)* and *Table 17.21: Logical Device: ANN (Annunciation)*. **Section 18** ➤ Updated *Equation 18.4*. **Appendix B** ➤ Added text and tables for *Upgrading With Digitally Signed Firmware Upgrade Files*.
20191210	**Section 14** ➤ Added margin note regarding the SEL-487E in *CLOSE n*.
20181115	**Section 15** ➤ Updated margin note in *Precision Time Protocol (PTP)*.
20180910	**Section 10** ➤ Added *IEC 61850 Mode/Behavior and Simulation Mode* in *Testing Features and Tools*. ➤ Added *IEC 61850 Testing* in *Test Methods*. ➤ Updated *Table 10.7: Alarm Relay Word Bits*. **Section 12** ➤ Updated *Table 12.9: IP Configuration*, *Table 12.11: HTTP Server Configuration*, and *Table 12.12: Telnet Configuration*. ➤ Added *Table 12.14: IEC 61850 Mode/Behavior Configuration*. ➤ Updated *Table 12.15: Sampled Value Receiver Configuration* and *Table 12.16: Sampled Value Transmitter Configuration*. ➤ Added *Table 12.17: Sampled Value Channel Delay Settings*. **Section 14** ➤ Updated *COM SV* in *Command Description*. ➤ Updated *Figure 14.3: GOOSE Command Response*. ➤ Updated *STA A*, *TEST DB2*, and *TEST DB2 OFF* in *Command Description*. ➤ Updated *TEST SV* in *Command Description*.

Table A.1 Instruction Manual Revision History (Sheet 3 of 5)

Date Code	Summary of Revisions
	Section 17 ➤ Updated *GOOSE Processing* in *IEC 61850.* ➤ Updated *Primary/Secondary Scale Factor* in *Sampled Values*. ➤ Added *Current Summation* in *Sampled Values*. ➤ Updated *Figure 17.6: Independent Bus Mode With PTP Time Synchronization on the Process Bus*, *Figure 17.7: Independent Bus Mode With PTP Time Synchronization on the Station Bus*, and *Figure 17.8: Merged Bus Mode With PTP Time Synchronization*. ➤ Updated *GOOSE and SV Messaging* in *Sampled Values*. ➤ Updated *IEC 61850 Simulation Mode*. ➤ Added *IEC 61850 Mode/Behavior.* ➤ Updated *Table 17.17: IEC 61850 Settings*. ➤ Updated *Figure 17.18: Add ICD to Project Tree*. ➤ Updated *Mode*, *Behavior*, and *Health* under *Logical Nodes*. ➤ Updated *Table 17.18: Logical Device: CFG (Configuration).* ➤ Updated *Table 17.35: Basic Conformance Statement* and *Table 17.37: ACSI Service Conformance Statement*. **Section 18** ➤ Updated *Table 18.26: PMU Recording Settings.* ➤ Updated *CONAM* in *PMU Recording Capabilities*.
20180630	**Section 5** ➤ Added *Rack Type Breaker Mosaics* and *Status-Only Disconnects* to *Bay Control Front-Panel Operations*. ➤ Added 89CTL*m* to *Disconnect Logic*. ➤ Added 89CTL01 and 52*m*RACK, 52*m*TEST to *Disconnect Assignments*. ➤ Added *Disconnect Front-Panel Control Enable* to *Disconnect Information*.
20180329	**Section 3** ➤ Updated *Reading Oscillograms, Event Reports, and SER.* **Section 4** ➤ Added information on setting combinations to *Front-Panel Menus and Screens*. **Section 9** ➤ Updated *Oscillography* and *Event Reports, Event Summaries, and Event Histories*. **Section 11** ➤ Added information to *Events Directory* in *Virtual File Interface*.
20171006	**Section 16** ➤ Updated *Table 16.8: Relay DNP3 Object List*. **Section 17** ➤ Updated for IEC 61850 configuration. **Appendix B** ➤ Updated to help preserve IEC 61850 configuration during a firmware upgrade.
20170714	**Section 2** ➤ Updated *Table 2.2: QuickSet HMI Tree View Functions*. ➤ Updated *Figure 2.20: Retrieving an Event History* and *Figure 2.22: Sample Event Oscillogram*. **Section 9** ➤ Updated *Figure 9.1: Input Processing* to include Sampled Values data acquisition. ➤ Added *Figure 9.2: Input Processing of SEL-400 Series Relays With SV Remote Data Acquisition*. ➤ Updated *Generating Raw Data Oscillograms*, and added *Figure 9.7: An Overcurrent Application Via Remote Data Acquisition* through *Figure 9.9: Filtered Event Reports From SEL-401 and SEL-421*. **Section 10** ➤ Added Sequence of Events Recorder to *Table 10.6: Troubleshooting Procedures*. ➤ Added *Table 10.7: Troubleshooting for Relay Self-Test Warnings and Failures.*

Table A.1 Instruction Manual Revision History (Sheet 4 of 5)

Date Code	Summary of Revisions
	Section 11 ➤ Added *PTP Over PRP Networks*. ➤ Added *Global Time Source vs Local Time Source*. **Section 12** ➤ Added a footnote to *Table 12.5: Protocol Selection* for the EPORT setting. ➤ Added *Table 12.14: SV Receiver Configuration* and *Table 12.15: SV Transmitter Configuration*. ➤ Added a footnote to *Table 12.23: PTP Settings* for setting PTPPRO. ➤ Removed note that PTP is not supported in PRP mode. **Section 14** ➤ Added references to IEC Sampled Values. ➤ Added a note that the CFG NFREQ command is not available in IEC Sampled Values relays. ➤ Updated *Figure 14.2: Sample ETH Command Response*. ➤ Updated *Figure 14.11: Sample VER Command Response*. **Section 15** ➤ Updated *Figure 15.6: Using Internal Ethernet Switch to Add Networked Devices*. **Section 16** ➤ Updated *Table 16.8: Relay DNP Object List*. **Section 17** ➤ Added text for IEC Sampled Values. ➤ Updated *Table 17.3: Relay Logical Devices*. ➤ Added *Sampled Values*. ➤ Added *Simulation Mode*. ➤ Added *Example 17.1: SV Application*. ➤ Updated *Table 17.27: Basic Conformance Statement.* ➤ Updated *Table 17.28: ACSI Models Conformance Statement*. ➤ Updated *Table 17.29: ACSI Service Conformance Statement*. **Section 18** ➤ Added a note regarding Sampled Values-subscribing relays. **Section 19** ➤ Added *IEC 61850-9-2 Sampled Values (SV)*. **Appendix C** ➤ Updated text for LNKFAIL and LNKFL2. **Glossary** ➤ Added terms for IEC Sampled Values, Parallel Redundancy Protocol, and real-time control.
20170428	**Section 19** ➤ Updated *Figure 19.4: SEL-2243 Power Coupler.*
20170326	**Section 15** ➤ Updated Ethernet Communications for information on MMS inactivity. **Appendix B** ➤ Updated *TiDL Firmware Upgrade*.
20161215	**Preface** ➤ Updated to describe the new section, *Section19: Remote Data Acquisition*. **Section 1** ➤ Updated to introduce TiDL technology. **Section 3** ➤ Added information on TiDL system input and output handling. **Section 7** ➤ Added information about leading and lagging power factor Relay Word bits.

Table A.1 Instruction Manual Revision History (Sheet 5 of 5)

Date Code	Summary of Revisions
	Section 9 ➤ Described the impact of the ERDIG setting on event report handling. ➤ Added a note about SER storage limitations. Section 10 ➤ Added information on TiDL system commissioning. ➤ Described additional diagnostics. ➤ Described module replacement in Axion nodes for the TiDL system. Section 11 ➤ Improved the description of the TSOK Relay Word bit. Section 12 ➤ Added the ERDIG report setting. Section 14 ➤ Added **CFG CTNOM** and **CFG NFREQ** commands. ➤ Clarified the **TEST DB2 A** operation. Section 15 ➤ Updated SNTP accuracy. Section 18 ➤ Updated typographical information in *Figure 18.5: UDP_S Connection*. Section 19 ➤ Added as a new section. Appendix B ➤ Updated to describe firmware upgrades to the TiDL system. Appendix C ➤ Updated to describe cybersecurity aspects of EtherCAT ports. Glossary ➤ Added terms related to TiDL systems.
20160518	➤ Initial version.

This page intentionally left blank

APPENDIX B

Firmware Upgrade Instructions

These instructions guide you through the process of upgrading the firmware in the device. Note that these instructions are only intended for upgrading firmware from an older revision to a newer revision. Downgrading firmware—going from a newer to an older revision—should not be attempted. It will result in the loss of relay calibration, MAC addresses, and other device configuration information. Please contact SEL if you need to downgrade the firmware in a relay.

The firmware upgrade will be either a standard release or a point release. A standard release adds new functionality to the firmware beyond the specifications of the existing version. A point release is reserved for modifying firmware functionality to conform to the specifications of the existing version.

A standard release is identified by a change in the R-number of the device firmware identification (FID) string.

Existing firmware:

FID=SEL-411L-**R100**-V0-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-**R100**-V0-Z001001-Dxxxxxxxx

Standard release firmware:

FID=SEL-411L-**R101**-V0-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-**R101**-V0-Z001001-Dxxxxxxxx

A point release is identified by a change in the V-number of the device FID string.

Existing firmware:

FID=SEL-411L-R100-**V0**-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-R100-**V0**-Z001001-Dxxxxxxxx

Point release firmware:

FID=SEL-411L-R100-**V1**-Z001001-Dxxxxxxxx, or

FID=SEL-411L-1-R100-**V1**-Z001001-Dxxxxxxxx

Required Equipment

You will need the following items before beginning the firmware upgrade process:

- Personal computer (PC)
- Terminal emulation software that supports Xmodem/CRC or Ymodem protocol (if upgrading over a serial port connection)
- SEL-C234A cable, SEL-C662 USB to EIA-232, or equivalent (if upgrading over a serial port connection).
- A relay with Telnet-enabled Ethernet ports, a Telnet connection, and a Telnet user interface that supports Ymodem file transfer (if performing an upgrade over Ethernet).
- A relay with HTTP-enabled Ethernet ports and an HTTP Ethernet connection (if upgrading via a web browser). This is the most user-friendly method to complete an upgrade.
- A relay with FTP-enabled Ethernet ports and an FTP Ethernet connection (if upgrading over FTP) and an FTP user interface that supports FTP file transfer.
- Disc containing the firmware upgrade file(s)
  - .z19, .s19, or .zds firmware upgrade file (.z19 requires SELBOOT R205 or a newer R2*xx* SELBOOT version; .zds requires SELBOOT R300 or newer)
  - SELBOOT firmware upgrade file (if necessary; based on the existing SELBOOT revision of the relay)
- Relay Firmware Upgrade Instructions

Optional Equipment

These items help you manage relay settings and understand procedures in the relay upgrade process:

- ACSELERATOR QuickSet SEL-5030 Software (also contains a firmware upload tool that helps to automate this process over a serial-port connection)
- ACSELERATOR Architect SEL-5032 Software (manages IEC 61850 GOOSE, Manufacturing Message Specification [MMS], and SV Configured IED Description [CID] files)
- SEL-5037 SEL Grid Configurator Software (for relays supported by SEL Grid Configurator)
- Appropriate SEL-400 series relay manual

Important Considerations

If upgrading an SEL-451-5, SEL-421-4, or SEL-421-5 relay from firmware revision R309 or earlier to firmware revision R312 and later, make sure you save all relay settings (including IEC 61850 CID configurations, if applicable) prior to the firmware upgrade, as indicated in *Save Settings and Other Data on page B.7* and *Save Settings and Other Data on page B.12*. Upon completion of the upgrade process, the relay settings will reset to default values and the IEC 61850 CID file may be removed. These files will need to be reloaded.

If you are upgrading an SEL-451-5, SEL-421-4, or SEL-421-5 relay from firmware revision R309 or earlier to firmware revision R311, you must first upgrade the relay firmware to R310 before upgrading to R311. This requirement is only needed if upgrading specifically to R311. Failure to do so will result in the reset of all relay MAC address settings back to factory defaults.

In some unusual cases, such as loss of relay power during the firmware file transfer process, it is possible for data, including relay settings and the IEC 61850 CID file to be lost. Before beginning the firmware upgrade process, save relay settings and, if applicable, the IEC 68150 CID file that has been configured for the relay.

Upgrading With Digitally Signed Firmware Upgrade Files

NOTE: R2*xx* SELBOOT versions only support serial-port firmware upgrades with .s19 or .z19 firmware upgrade files. R3*xx* SELBOOT versions only support .zds digitally signed firmware upgrade files over a serial or Ethernet connection.

The firmware versions identified in *Table B.1* support .zds firmware upgrade files, which can be used to upgrade the relay over a serial or Ethernet connection. The .zds firmware upgrade files can only be sent to relays running SELBOOT R300 or newer.

To prepare relays to accept digitally signed Ethernet firmware upgrades, perform the following:

1. Upgrade SELBOOT to R300 or newer over a serial connection with a .s19 SELBOOT upgrade file.
2. Upgrade relay firmware to a relay version identified in *Table B.1* over a serial connection with a .zds firmware upgrade file.

Once the relay has a firmware version identified in *Table B.1* installed, you can upgrade the relay over an Ethernet connection to any new firmware version above the initial firmware version outlined in the table.

Table B.1 SEL-400 Series Relays Supporting Ethernet Firmware Upgrades

SEL Relay	Firmware Versions Supporting Ethernet Firmware Upgrades
SEL-400G	All released firmware versions
SEL-411L-0, -1	R126 and newer
SEL-421-4, -5	R327 and newer
SEL-451-5	R324 and newer
SEL-487B-1	R315 and newer
SEL-487E-3, -4	R318 and newer

NOTE: Relay firmware versions identified in *Table B.1* require SELBOOT R300 or newer because only .zds firmware upgrade files are provided. Firmware .s19 and .z19 upgrade files are not created for these firmware versions.

Digitally signed firmware-upgrade files are compressed to reduce file-transfer times and are digitally signed by SEL through use of a secure hash algorithm. The signature ensures that the file has been provided by SEL and that the contents have not been altered. Once uploaded to the relay, the signature of the firmware file is verified with a public key that is stored on the relay. If the relay cannot verify the signature, the file is rejected.

The name of the digitally signed firmware file is of the form r*nnn*-v*y*4*xx*.zds or s*nnn*-v*y*4*xx*, where r*nnn* is the standard-release relay firmware identifier, s*nnn* is the standard-release SELBOOT firmware identifier, v*y* is the point-release identifier, and 4*xx* identifies the SEL-400 series relay. Differentiation between relay model variants is handled by the standard-release firmware identifier. See the list

(at the beginning of this section) of firmware versions that support digitally signed firmware upgrades to find the standard-release firmware variants of the same relay model.

Ethernet Firmware Upgrades

NOTE: The relay pulses the SALARM bit and writes an entry to the relay SER log whenever a firmware upgrade is attempted over Ethernet. Monitoring this bit and reviewing the SER log can help identify possible unauthorized firmware upgrade attempts.

You can upgrade firmware over an Ethernet connection by sending the .zds firmware upgrade files via FTP or HTTP protocols to a relay running SELBOOT version R300 or newer and a relay firmware version identified in *Table B.1*. FTP and HTTP are plaintext protocols and do not inherently support message encryption (of relay passwords, etc.). Because of this, SEL strongly recommends using between the relay and your network a security gateway that provides encrypted communications along with SEL SDN technology to harden your network cybersecurity.

Relay Firmware Upgrade Procedure

The upgrade kit you received contains the firmware needed to upgrade the SEL-400 series relays. The kit may also contain firmware needed to upgrade the SELBOOT program. See *Table B.2* to identify which firmware files you received in the upgrade kit.

NOTE: The .z19 files are compressed versions of the .s19 files. These will load into the relay much faster than the .s19 files, but you must have relay SELBOOT version R205 or a newer R2*xx* SELBOOT version to use these files. Both the .z19 and .s19 files can only be used to upgrade relay firmware over a serial-port connection and can only be sent to a relay with SELBOOT that does not support digitally signed firmware upgrades.

Table B.2 Firmware Upgrade Files

Product	File Name[a]	File Type
SEL-400 series relays SELBOOT	s*nnn*4*xx*.s19, s*nnn*-v*y*4*xx*.s19, or s3*nn*-v*y*4*xx*.zds	SEL-400 series SELBOOT firmware
SEL-400 series relays (prior to firmware releases identified in *Table B.1*)	r*nnn*4*xx*.s19 or r*nnn*4*xx*.z19	SEL-400 series relay firmware
SEL-400 series relays following the start of point releases (prior to firmware releases identified in *Table B.1*)	r*nnn*-v*y*4*xx*.s19 or r*nnn*-v*y*4*xx*.z19	SEL-400 series relay firmware
SEL-400 series relays with SELBOOT versions supporting .zds upgrade files	r*nnn*-v*y*4*xx*.zds	SEL-400 series relay firmware digitally signed upgrade file

[a] *nnn* in the file name will always represent the device firmware revision number.
y represents that point release version number.
4*xx* represents the product name.

NOTE: The .zds files are digitally signed upgrade files. These upgrade files provide the fastest way to upgrade firmware on a relay, but the relay must be running SELBOOT version R300 or newer to use these files.

NOTE: When you are upgrading relay firmware over a serial connection, SEL strongly recommends that you upgrade firmware at the location of the relay and with a direct connection from the PC to one of the relay serial ports. Do not load firmware from a remote location; problems can arise that you will not be able to address from a distance. When upgrading at the substation, do not attempt to load the firmware into the relay through an SEL communications processor.

The firmware upgrade can be performed in one of four ways. Methods 1 and 2 are provided for upgrading over a serial connection. Methods 3 and 4 are provided for upgrading over an Ethernet connection. When upgrading over a serial connection, you can upgrade using .s19, .z19, or .zds files depending on the SELBOOT firmware the relay is running. When upgrading over an Ethernet connection, you can only upgrade using a .zds file and the relay must currently be running a SELBOOT firmware version that supports digitally signed upgrade files and a relay firmware version that supports Ethernet firmware upgrades (see *Table B.1*).

- Method 1: Use the Firmware Loader provided within QuickSet. The Firmware Loader automates the firmware upgrade process and is the preferred method. The Firmware Loader can be used to upgrade only relay firmware (r*nnn*4*xx* files or r*nnn*-vy4*xx*). If upgrading SELBOOT (s*nnn*4*xx* or s*nnn*-vy4*xx*) firmware is required, use Method 2

NOTE: Relays supported only by SEL Grid Configurator (e.g., SEL-400G, etc.) can only use Methods 2–4.

- Method 2: Connect to the relay in a terminal session and upgrade the firmware by using the steps documented in *Method 2: Using a Terminal Emulator on page B.11*.
- Method 3: Connect to the relay over an Ethernet web browser and use the steps documented in *Method 3: Using a Web Browser on page B.17*.
- Method 4: Connect to the relay over an Ethernet FTP connection and use the steps documented in *Method 4: Using FTP on page B.21*.

Determine Which Upgrade Method to Use

Table B.3 helps you determine which firmware upgrade method you would like to use based on your upgrade scenario. From the links provided in *Table B.3*, you can use the link to easily move ahead to the method of your choosing. For help in identifying which scenario you fall under, see *Identify Firmware Versions on the Relay on page B.6*.

Table B.3 Firmware Upgrade Scenarios and Available Methods

Upgrade Scenario	Available Methods
Upgrading SELBOOT firmware from an R2*xx* SELBOOT version to a newer R2*xx* SELBOOT version	*Method 2: Using a Terminal Emulator on page B.11*
Upgrading SELBOOT firmware from an R2*xx* SELBOOT version to an R3*xx* SELBOOT version	*Method 2: Using a Terminal Emulator on page B.11*
Upgrading SELBOOT firmware from an R3*xx* SELBOOT version to a newer R3*xx* SELBOOT version on a relay running a relay firmware version prior to one identified in *Table B.1*.	*Method 2: Using a Terminal Emulator on page B.11*
Upgrading SELBOOT firmware from an R3*xx* SELBOOT version to a newer R3*xx* SELBOOT version on a relay running relay firmware identified in *Table B.1*.	*Method 2: Using a Terminal Emulator on page B.11* *Method 3: Using a Web Browser on page B.17* (Using a web browser is the most user-friendly option) *Method 4: Using FTP on page B.21*
Upgrading relay firmware on a relay running any R2*xx* SELBOOT version	*Method 1: Using QuickSet Firmware Loader on page B.6* *Method 2: Using a Terminal Emulator on page B.11*
Upgrading relay firmware on a relay currently running an R3*xx* SELBOOT version and a relay firmware version prior to a version identified in *Table B.1*.	*Method 1: Using QuickSet Firmware Loader on page B.6* *Method 2: Using a Terminal Emulator on page B.11*
Upgrading relay firmware on a relay currently running an R3*xx* SELBOOT version and a relay firmware version identified in *Table B.1*.	*Method 1: Using QuickSet Firmware Loader on page B.6* *Method 2: Using a Terminal Emulator on page B.11* *Method 3: Using a Web Browser on page B.17* (Using a web browser is the most user-friendly option) *Method 4: Using FTP on page B.21*

NOTE: Relays supported only by SEL Grid Configurator (e.g., SEL-400G, etc.) can only use Methods 2–4.

Identify Firmware Versions on the Relay

To determine the SELBOOT and relay firmware versions the relay is currently running, do the following:

Step 1. Establish a serial or Telnet terminal session between the relay and a personal computer.

Step 2. In the relay terminal line, type **ID <Enter>**.

The relay responds with the following:

```
"FID=SEL-4xx-x-Rxxx-V0-Zxxxxxx-Dxxxxxxxx","xxxx"
"BFID=SLBT-4XX-Rxxx-V0-Zxxxxxx-Dxxxxxxx","xxxxx"
"CID=xxx","xxxx"
"DEVID=xxxxxxx","xxxx"
"DEVCODE=xx","xxxx"
"PARTNO=xxxxxxxxxxxxxx","xxxx"
"SERIALNO=xxxxxxxxxx","xxxx"
"CONFIG=xxxxxxxx","xxxx"
"SPECIAL=xxxxx","xxxx"
```

Step 3. Locate the relay firmware identification (FID) string and the Boot firmware identification (BFID) string.

Step 4. See *Table B.3* for upgrade methods available based on the firmware versions currently operating on the relay.

Method 1: Using QuickSet Firmware Loader

To use the QuickSet Firmware Loader, you must have QuickSet. See *Section 2: PC Software* for instructions on how to obtain and install the software. Once the software is installed, perform the firmware upgrade as follows.

A Obtain Firmware File

NOTE: The Firmware Loader can be used to load only relay firmware (r*nnn*4*xx* or r*nnn*-v*y*4*xx*) on relays supported by QuickSet. This method cannot be used to upgrade firmware on relays only supported by SEL Grid Configurator.

The firmware file is usually provided on a CD-ROM. Locate the firmware file on the disc. The file name is of the form r*nnn*4*xx* or r*nnn*-v*y*4*xx*, where r*nnn* is the firmware revision number, v*y* indicates the point release number, and 4*xx* indicates the relay type. The firmware file name extensions are .s19, .z19, and .zds. Copy the firmware file to an easily accessible location on the PC.

Firmware is designed to be used with specific relays. A list of relay serial numbers is provided as part of the firmware upgrade package. The firmware provided is for use with the listed relays only. Attempts to upgrade relays not listed might not be successful and can result in relay failure.

B Remove Relay From Service

Step 1. If the relay is in use, follow your company practices for removing a relay from service. Typically, these practices include disabling input and output control functions.

Step 2. Apply power to the relay.

Step 3. Connect a communications cable and determine the port speed.

If using the EIA-232 front port to upgrade firmware, determine the port speed as follows:

a. From the relay front panel, press the **ENT** pushbutton.

b. Use the arrow pushbuttons to navigate to SET/SHOW.

c. Press the **ENT** pushbutton.

d. Use the arrow pushbuttons to navigate to PORT.

e. Press the **ENT** pushbutton.

f. Use the arrow pushbuttons to navigate to the relay serial port you plan to use (usually the front port, Port F).

g. Press the **ENT** pushbutton.

h. Use the arrow pushbuttons to navigate to **Communication Settings**.

i. Press the **ENT** pushbutton to view the selected port communications settings. Write down the value for each setting.

j. Once the port settings have been recorded, press the **ESC** pushbutton four times to return to the MAIN MENU.

k. Connect an SEL-C234A EIA-232 serial cable, SEL-C662 USB to EIA-232 converter, or equivalent communications cable to the relay serial port and to the PC.

C Establish Communications With the Relay

NOTE: Once serial port communication is established, it is recommended to set the SELBOOT Max Baud setting to the highest possible port speed available (typically 115200 bps). This will reduce the time needed to read settings and events from the relay.

Use the **Communications > Parameters** menu of QuickSet to establish a connection using the communications settings determined in *Step 3* under *B Remove Relay From Service on page B.6*. See *Section 2: PC Software* for additional information.

D Save Settings and Other Data

It is possible for data to be lost during the firmware upgrade process. Follow the steps in this section carefully to ensure that important data are saved.

Step 1. For SEL-400 series relays with optional IEC 61850 protocol configured, follow the steps in section *Verify IEC 61850 Operation (Optional) on page B.23* to save the CID file and send it back to the relay after the firmware upgrade.

Step 2. Select **Tools > Firmware Loader** and follow the onscreen prompts.

Step 3. In the Step 1 of 4 window of the Firmware Loader (as shown in *Figure B.1*), click the ellipsis button and browse to the location of the firmware file. Select the file and click **Open**.




Figure B.1 Prepare the Device (Step 1 of 4)

Step 4. Select the **Save calibration settings** check box in the Step 1 of 4 window of the Firmware Loader. These factory settings are required for proper operation of the relay and must be reentered in the unlikely event they are erased during the firmware upgrade process. The Firmware Loader saves the settings in a text file on the PC.

Step 5. Select the **Save device settings** check box if you do not have a copy of the relay settings. It is possible for relay settings to be lost during the upgrade process.

Step 6. Select the **Save events** check box if there are any event reports that have not been previously saved. The event history is cleared during the upgrade process.

Step 7. Click **Next**.

The Firmware Loader reads the calibration settings and saves them in a text file on the PC. Make note of the file name and the location.

If **Save device settings** was selected, the Firmware Loader reads all of the settings from the relay. The software may ask if you want to merge the settings read from the relay with existing design templates on the PC. Click **No, do not merge settings with Design Template**. The Firmware Loader will suggest a name for the settings, but the suggested name can be modified as desired.

If **Save events** was selected, the **Event History** window will open to allow the events to be saved. See *Section 2: PC Software* for more information.

Step 8. If you use the Breaker Wear Monitor, click the **Terminal** button in the lower left portion of the Firmware Loader to open the terminal window. From the Access Level 1 prompt, issue the **BRE** command and record the internal and external trip counters, internal and external trip currents for each phase, and breaker wear percentages for each phase.

Step 9. Enable Terminal Logging capture (see *Section 2: PC Software*) and issue the following commands to save stored data. It is possible for these data to be lost during the firmware upgrade process.

a. **MET E**—accumulated energy metering

b. **MET D**—demand and peak demand

c. **MET M**—maximum/minimum metering
d. **COMM A** and **COMM B**—MIRRORED BITS communications logs
e. **PROFILE**—Load Profile
f. **SER**—Sequential Events Records

E Start SELBOOT

In the Step 2 of 4 window of the Firmware Loader, click **Next** to disable the relay and enter SELBOOT (see *Figure B.2*).




Figure B.2 Load Firmware (Step 2 of 4)

F Maximize Port Data Rate

This step is performed automatically by the software.

G Upload New Relay Firmware

This step is performed automatically by the software. The software will erase the existing firmware and start the file transfer to upload the new firmware. Upload progress will be shown in the **Transfer Status** window. The entire firmware upload process can take longer than 10 minutes to complete.

When the firmware upload is complete, the relay will restart. The Firmware Loader automatically reestablishes communications and issues an **STA** command to the relay.

In cases where the relay does not restart within two minutes of the firmware upload completion (as indicated by the PC application), and no error messages appear on the relay HMI, turn the relay off and back on again. The firmware loader application should then resume. Answer **Yes** if the Firmware Loader prompts you to continue.

H Verify Relay Self-Tests

The Step 3 of 4 window of the Firmware Loader will indicate that it is checking the device status and when the check is complete (see *Figure B.3*).

The software will notify you if any problems are detected. You can view the relay status by opening the terminal using the Terminal button in the lower left portion of the Firmware Loader. If status failures are shown, open the terminal and see *Troubleshooting on page B.27*.

Click **Next** to go to the completion step.




Figure B.3 Load Firmware (Step 3 of 4)

l Verify Relay Settings

If there are no failures, the relay will enable. In the Step 4 of 4 window (see *Figure B.4*), the Firmware Loader will give you the option to compare the device settings. If any differences are found, the software will provide the opportunity to restore the settings.



Figure B.4 Verify Device Settings (Step 4 of 4)

J Return Relay to Service

Step 1. Open the terminal window by using the **Terminal** button in the lower left portion of the Firmware Loader.

Step 2. Use the **ACC** command with the associated password to enter Access Level 1.

Step 3. Issue the **ID** command and compare the firmware revision (R*nnn* or R*nnn*-V*y*) displayed in the FID string against the number from the firmware envelope label. If the numbers match, proceed to *Step 5*.

Step 4. For a mismatch between a displayed FID and the firmware envelope label, re-attempt the upgrade or contact SEL for assistance.

Step 5. If you use the Breaker Wear Monitor, type **BRE <Enter>** to check the data to see if the relay retained breaker wear data through the upgrade procedure. If the relay did not retain these data, use the **BRE W** command to reload the percent contact wear values recorded in *D Save Settings and Other Data on page B.7*.

Step 6. Apply current and voltage signals to the relay.

Step 7. Type **MET <Enter>** or use the QuickSet HMI to verify that the current and voltage signals are correct.

Step 8. Use the **TRI** and **EVE/CEV** commands or **Tools > Events > Get Events** menu in QuickSet to verify that the magnitudes of the current and voltage signals you applied to the relay match those displayed in the event report. If these values do not match, check the relay settings and wiring.

Step 9. Autoconfigure the SEL communications processor port if you have an SEL communications processor connected to the relay. This step re-establishes automatic data collection between the SEL communications processor and the relay. Failure to perform this step can result in automatic data collection failure when cycling communications processor power.

Step 10. Follow your company procedures for returning a relay to service.

Method 2: Using a Terminal Emulator

These instructions assume you have a working knowledge of your PC terminal emulation software. In particular, you must be able to modify the serial communications parameters (data speed, data bits, parity, and similar parameters), disable any hardware or software flow control in the computer terminal emulation software, select a transfer protocol (1K Xmodem, for example), and transfer files (send and receive binary files).

The programs (firmware) that run in the SEL-400 series relays reside in Flash memory. To load new firmware versions, follow these instructions. SEL-400 series relays have two programs that you may need to upgrade: the regular, or "executable" program and the SELBOOT program.

A Obtain Firmware File

The firmware file is usually provided on a CD-ROM. Locate the firmware file on the disc. For relay firmware, the file name is of the form r*nnn*4*xx* or r*nnn*-v*y*4*xx*, where r*nnn* is the firmware revision number, v*y* indicates the point release number, and 4*xx* indicates the relay type. For SELBOOT firmware, the file name is of the form s*nnn*4xx or s*nnn*-v*y*4xx, where s*nnn* is the SELBOOT revision number

and 4xx indicates that the SELBOOT version is for SEL-400 series relays. The firmware file name extensions are .s19 or .z19. Copy the firmware file to an easily accessible location on the PC.

Firmware is designed to be used with specific relays. A list of relay serial numbers is provided as part of the firmware upgrade package. The firmware provided is for use with the listed relays only. Attempts to upgrade relays not listed might not be successful and can result in relay failure.

B Prepare the Relay

If the relay is in service, follow your company practices for removing a relay from service. Typically, these practices include disabling input and output control functions.

C Save Settings and Other Data

It is possible for data to be lost during the firmware upgrade process. Follow the steps in this section carefully to ensure that important data are saved.

Enter Access Level 2

NOTE: Once serial port communication is established, it is recommended to set the port SPEED setting to the highest possible port speed available (typically 57600 bps in Access Level 2). This will reduce the time needed to read settings and events from the relay.

Step 1. Using the communications terminal, at Access Level 0, type **ACC <Enter>**.

Step 2. Type the Access Level 1 password and press **<Enter>**.

You will see the Access Level 1 => prompt.

Step 3. Type **2AC <Enter>**, and then type the correct password to go to Access Level 2.

You will see the Access Level 2 =>> prompt.

For more information, see *Making an EIA-232 Serial Port Connection on page 3.4*.

Backup Relay Settings

The relay preserves the settings and passwords during the firmware upgrade process. However, if relay power is interrupted during the firmware upgrade process, the relay can lose the settings. Make a copy of the original relay settings in case you need to reenter settings.

NOTE: In addition to all of the normal settings classes, log in to Access Level C and save the SET_CM.TXT file.

Use one of the following methods to backup relay settings.

- If you have not already saved copies of the relay settings, use QuickSet to read and save the relay settings.

  See *Create and Manage Relay Settings on page 2.21*.

- Alternatively, you can use the terminal to download all the relay settings.

  See the **FILE READ** command under *FILE on page 14.35*.

  For file retrieval procedures see *Reading Oscillograms, Event Reports, and SER on page 3.48*.

- If you have IEC 61850 configurations and you have not already saved copies of the CID file, use Architect to read and save the CID file. See *Verify IEC 61850 Operation (Optional) on page B.23* for details.

D Start SELBOOT

Step 1. Establish/confirm binary transfer terminal communication.

Use a terminal program that supports 1K Xmodem transfer protocol to communicate with the relay.

Step 2. Prepare to control the relay at Access Level 2. If the relay is not already at Access Level 2, use the procedure in *Enter Access Level 2 on page B.12*.

Step 3. Start the relay SELBOOT program.

a. Type **L_D <Enter>**.

If running a R2*xx* SELBOOT version, the relay responds with the following message:

```
Disable relay to send or receive firmware (Y/N)?
```

If running a R3*xx* SELBOOT version, the relay responds with the following message:

```
Disable relay and transition to SELBoot (Y/N)?
```

b. Type **Y <Enter>**.

The relay responds with the following message:

```
Are you sure (Y/N)?
```

c. Type **Y <Enter>**.

The relay responds with the following message:

```
Relay Disabled
```

Step 4. Wait for the SELBOOT program to load.

The front-panel LCD screen displays the SELBOOT R*yyy* firmware number (e.g., `SELBOOT R209`). R*yyy* is the SELBOOT revision number and is a different revision number from the relay firmware revision number. The LCD also displays the present relay firmware (e.g., `SEL-451-5-R324`), and `INITIALIZING`.

When finished loading the SELBOOT program, the relay responds to the terminal with the SELBOOT !> prompt; the LCD shows the SELBOOT and relay firmware revision numbers.

Step 5. Press **<Enter>** to confirm that the relay is in SELBOOT; you will see another SELBOOT !> prompt.

Establish a High-Speed Serial Connection

Step 1. At the SELBOOT prompt, type **BAU 115200 <Enter>** (see *Figure B.7*).

Step 2. Set your terminal program for a data speed of 115200 bps.

Step 3. Press **<Enter>** to check for the SELBOOT !> prompt indicating that serial communication at 115200 bps is successful.

E Upload New SELBOOT Firmware to the Relay

NOTE: Loading the incorrect SELBOOT firmware to the relay may cause the relay to malfunction, requiring factory repair.

Upgrading SELBOOT firmware in SEL-400 series relays is typically not required as part of a normal relay firmware upgrade process. However, core functions of the relay are occasionally enhanced, and the SELBOOT firmware must be upgraded to enable the enhanced functions. If a SELBOOT upgrade for the relay is not indicated in your upgrade kit, skip this step and continue on to *F Upload New Relay Firmware on page B.14*. See *Table B.2* for file names.

NOTE: Do not cycle power to the relay during the SELBOOT firmware upgrade process. Doing so may cause the relay to malfunction, requiring factory repair.

To begin the relay SELBOOT upgrade, start at the SELBOOT !> prompt.

Step 1. Type **REC BOOT** command at the SELBOOT prompt, and answer **Y** when prompted to erase the existing SELBOOT firmware.

If the relay is running a R2*xx* SELBOOT version, the relay responds with:

```
!>REC BOOT <Enter>
Caution! -  This command erases the SELboot firmware.
Are you sure you want to erase the existing firmware? (Y/N)
```

If the relay is running a R3*xx* SELBOOT version, the relay responds with:

```
!>REC BOOT <Enter>
Caution! This command erases the SELBoot firmware.
Do not interrupt power during SELboot upload
or the device may require factory reprogramming.

Are you sure you want to erase the existing firmware (Y/N)?
```

Step 2. The relay will prompt you to begin the file transfer. Press any key to begin the file transfer to the relay.

Step 3. Select Xmodem as your file transfer method, then point the sending software tool to the relay SELBOOT file (s*nnn*4xx.s19, s*nnn*-v*y*4xx.s19 or s3*nn*-v*y*4xx.zds) that is to be uploaded to the relay.

Upon successful negotiation of the new SELBOOT firmware file, the old SELBOOT software will be erased, and the new SELBOOT firmware will be written to the Flash memory of the relay. SELBOOT will then automatically restart using the new SELBOOT firmware.

```
Erasing old SELboot

Writing new SELboot to flash

Press any key to begin transfer, then start transfer at the PCC
Restarting SELboot
```

Step 4. Once the relay has restarted in SELBOOT, the SELBOOT !> prompt will appear in the terminal window. Remain in SELBOOT and continue to *G Upload New Relay Firmware on page B.9* of this procedure.

F Upload New Relay Firmware

If you are only upgrading SELBOOT, you can skip this step and continue to *G Return Serial Data Speed to Nominal Operating Speed and Exit SELBOOT on page B.16*.

Step 1. From the SELBOOT !> prompt, type **REC <Enter>**.

If running a R2*xx* SELBOOT version, the relay responds with the prompt shown in *Figure B.5*.

```
!>BAU 115200 <Enter>
!><Enter>


!>REC <Enter>
Caution! - This command erases the device firmware.
If you erase the firmware, new firmware must be loaded into the device
before it can be put back into service.
Are you sure you want to erase the existing firmware? (Y/N) Y <Enter>
Erasing


Erase successful
Press any key to begin transfer, then start transfer at the PCCC <Enter>
```

Figure B.5 Transferring New Firmware

If running a R3*xx* SELBOOT version, the relay responds with the prompt shown in *Figure B.6*.

```
!>REC <Enter>
Caution! This command erases the firmware.
If you erase the firmware then new firmware
must be loaded before returning the IED to service.

Are you sure you want to erase the existing firmware (Y/N)?
Press any key to begin transfer and then start transfer at the terminal.
```

Figure B.6 Transferring New Firmware

Step 2. When prompted with `Are you sure you want to erase the existing firmware? (Y/N)`, type **Y <Enter>**.

The relay responds, `Erasing`, and erases the existing firmware. The front-panel LCD shows `ERASING MEMORY`.

When finished erasing, the relay responds, `Erase successful`, and prompts you to press any key to begin transferring the new firmware. The front-panel LCD shows only the SELBOOT program revision number.

Step 3. Press **<Enter>** to begin uploading the new firmware.

Step 4. Start the **Transfer** or **Send** process in your terminal emulation program.

Use 1K Xmodem for fast transfer of the new firmware to the relay.

Step 5. Point the terminal program to the location of the new firmware file (the file that ends in .s19 or .z19).

Step 6. Begin the file transfer.

The typical transfer time at 115200 bps with 1K Xmodem is 10 to 20 minutes. The LCD screen shows `SELBOOT Ryyy LOADING CODE` while the relay loads the new firmware.

Step 7. Wait for firmware load completion.

If the relay responds with the message `Transfer failed – Model mismatch`, please refer to *Troubleshooting on page B.27*.

When finished loading the new firmware, the relay responds, `Transfer completed successfully` and displays the SELBOOT !> prompt. The LCD screen displays `SELBOOT Ryyy SEL-4xx-Rnnn`, where *yyy* is the SELBOOT revision number, 4*xx* is the particular model of the SEL-400 series relay being upgraded, and *nnn* is the firmware revision number of the relay, e.g., R100 SEL-421-R105.

NOTE: The relay displays one or more "C" characters while waiting for your PC terminal emulation program to send the new firmware. If you do not start the transfer quickly (within about 18 seconds), the relay times out and responds `Remote system is not responding`. If this happens, begin again at *F Upload New Relay Firmware on page B.14*.

G Return Serial Data Speed to Nominal Operating Speed and Exit SELBOOT

Step 1. Type **<Enter>** to confirm relay communication.

The terminal displays the SELBOOT !> prompt.

Step 2. Type **BAU 9600 <Enter>** to reduce the data speed to your nominal serial communications speed (9600 bps in this example).

Step 3. Set your terminal emulation program to match the nominal data speed.

Step 4. Type **<Enter>** to confirm that you have reestablished communication with the relay.

The relay responds with the SELBOOT !> prompt.

Step 5. Type **EXI <Enter>** to exit the SELBOOT program.

After a slight delay, the relay responds with the following message:

```
CAUTION: Initial relay restart. DO NOT cycle power during
this time. Please wait 3 minutes for restart completion.
```

Step 6. Following the expected relay restart time from *Step 5*, proceed to *H Verify Relay Self-Tests on page B.16*.

H Verify Relay Self-Tests

Step 1. Press **<Enter>** and confirm that the Access Level 0 = prompt appears on your terminal screen.

Step 2. Remove input power to the relay.

a. Allow at least 10 seconds during the removal of relay power to ensure that the power supply has shut down.

b. Reapply input power to the relay.

c. Wait 10 minutes after startup of the relay to allow the relay to detect any hardware changes made during the upgrade process.

Step 3. Enter Access Level 1 using the **ACC** command and Access Level 1 password.

Step 4. Enter Access Level 2 using the **2AC** command and Access Level 2 password.

Step 5. Type **VER <Enter>** to confirm the new firmware.

Step 6. Match the firmware revision number with the FID number on the screen.

Step 7. Type **STA <Enter>** to check the relay status and accept new hardware changes if needed.

Step 8. Verify that all relay self-test parameters are within tolerance. (The relay compares the settings before and after the upgrade process and displays an upgrade warning if settings are dissimilar. You can find details in the upgrade report file.)

Step 9. View the front-panel **ENABLED** LED and confirm that the LED is illuminated.

Unless there is a serious problem, the **ENABLED** LED illuminates without any intervention, and the relay retains all settings.

If the relay does not enable within five minutes of the `Initial relay restart` message, contact your Technical Service Center or the SEL factory for assistance (see *Technical Support on page B.28*).

I Verify Relay Settings

Step 1. Prepare to control the relay at Access Level 2; use the procedure in *Enter Access Level 2 on page B.12*.

Step 2. Type **VER <Enter>** to confirm the new firmware.

Step 3. Match the firmware revision number with the FID number on the screen.

Step 4. Use one of the following methods to review your settings.

➢ Use the QuickSet **Read** menu.

If the settings do not match the settings that you recorded in *Backup Relay Settings on page B.12*, use QuickSet to restore relay settings.

➢ Type **SHOW <Enter>**.

You can reissue the settings with the **SET** commands (see *Section 9: ASCII Command Reference* of the product-specific instruction manual for information on the **SHOW** and **SET** commands).

Step 5. Type **STA <Enter>** to check relay status.

Step 6. Verify that all relay self-test parameters are within tolerance.

J Return the Relay to Service

Step 1. Follow your company procedures for returning a relay to service.

Step 2. Type **MET <Enter>** to view power system metering.

Step 3. Verify that the current and voltage signals are correct.

Step 4. Type **TRI <Enter>** and then type **EVE <Enter>** to view the event report for the event just triggered.

Step 5. Verify that the current and voltage signals are correct in the event report.

Step 6. Autoconfigure the communications processor port if an SEL communications processor is connected to the relay.

This step reestablishes automatic data collection between the SEL communications processor and the SEL-400 series relay. Failure to perform this step can result in automatic data collection failure when cycling communications processor power.

The relay is now ready for your commissioning procedure.

Method 3: Using a Web Browser

NOTE: The relay pulses the SALARM bit and writes an entry to the relay SER log whenever a firmware upgrade is attempted over Ethernet. Monitoring this bit and reviewing the SER log can help identify possible unauthorized firmware upgrade attempts.

To upgrade firmware through use of the web browser, the HTTP server must be enabled for the Ethernet ports. SEL recommends enabling Telnet in case you need to perform any ASCII terminal commands (inputting settings, etc.).

Never use the web browser to downgrade firmware on a relay.

A Set Port 5 Settings MAXACC and EETHFWU

To upgrade relay firmware by using the web browser, the Port 5 settings MAXACC and EETHFWU must be set to 2 or C, and Y, respectively. In the web browser login page, Access Level 2 is provided as a user-selectable login access level. If EETHFWU is set to N, upgrading firmware over an Ethernet connection is disabled.

B Obtain Firmware File

The firmware file is usually provided on a CD-ROM. Locate the firmware file on the disc. For relay firmware, the file name is of the form r*nnn*4*xx* or r*nnn*-v*y*4*xx*, where r*nnn* indicates the firmware revision number, v*y* indicates the point-release number, and 4*xx* indicates the relay type. For SELBOOT firmware, the file name is of the form s*nnn*-v*y*4xx, where s*nnn* is the SELBOOT revision number, and 4xx indicates that the SELBOOT version is for SEL-400 series relays. The firmware file name extensions are .s19 and .zds. Only the .zds file can be used when using the web browser. Copy the .zds digitally signed firmware upgrade file to an easily accessible location on the PC.

Firmware is designed to be used with specific relays. A list of relay serial numbers is provided as part of the firmware upgrade package. The firmware provided is for use with the listed relays only. Attempts to upgrade relays not listed might not be successful and can result in relay failure.

C Remove Relay From Service

Step 1. If the relay is in use, follow your company practices for removing a relay from service. Typically, these include changing settings, or disconnecting external voltage sources or output contact wiring, to disable relay control functions.

Step 2. Apply power to the relay.

D Read IEC 61850 CID File Through Architect

Step 1. Establish an FTP connection between the relay and your computer in Architect.

Step 2. Download the CID file by using the IP address of the relay.

E Prepare the Relay (Save Relay Settings and Other Data)

Create a Telnet connection in QuickSet or SEL Grid Configurator (for relays supported by SEL Grid) and read both settings and event reports stored on the relay. If you prefer using FTP to pull settings and reports, and FTP is enabled on the Ethernet ports, see *E Establish Communications With the Relay and Read Settings on page B.22* for pulling events and reports over FTP.

F Establish a Web Browser Connection With the Relay

Step 1. Establish communication between your personal computer and the relay through a web browser (HTTP) connection. See *HTTP (Hypertext Transfer Protocol) Server on page 15.18* for more information.

G Upload New Firmware

NOTE: Access level passwords are not encrypted in any way by the Web Server when logging in.

Step 1. To upload new firmware, log in to Access Level 2 of the web server. Select **2AC** from the Access Level drop-down box. Enter the respective Access Level 1 and 2 passwords and click the **Login** button.

Step 2. Once logged in verify communication with the correct relay by checking the Relay Identifier (RID setting) and Substation Identifier (SID setting) next to the SEL icon in the upper left corner of the web browser page. Choose **System > Firmware Upgrade** from the left pane, which brings up the page shown in *Figure B.7*. This page also displays feedback from the previous firmware upgrades. If the prior firmware upgrade was successful, the page displays **Previous firmware upgrade successful. Date:** ***mm/dd/yy*** **Time:** ***hh:mm:ss***.

If the prior firmware upgrade failed, the page displays **Previous firmware upgrade failed. Date:** ***mm/dd/yy*** **Time:** ***hh:mm:ss***, with an error message below. If no prior firmware upgrade has occurred (which is the case for a new unit from the factory), the page displays, **Previous firmware upgrade information is unavailable.**




Figure B.7 Firmware Upload File Selection Page

Step 3. To search for your firmware file, click the **Browse** button. The format of this file must be .zds. If upgrading relay firmware, the name of the file sent can be either r*nnn*-v*y*4*xx*.zds or RELAY.ZDS. If upgrading SELBOOT firmware, the name of the file can be s3*nn*-vy4*xx*.zds or SELBOOT.ZDS.

NOTE: The relay automatically disables during the firmware upgrade process then enables following a successful upgrade.

Step 4. To submit, click **Upload File**. Once the upload has started, it cannot be canceled. During the upload process the relay remains enabled and continues normal operation.

Step 5. Once the firmware file is transferred to the device, the relay disables and attempts to restart using the new firmware.

Step 6. When the firmware upload process is complete, the message shown in *Figure B.8* is displayed by the web server. The HTTP session closes after the upload is complete and the firmware upgrade takes place. The message displayed indicates how long the firmware upgrade process will take. The relay automatically enables after a successful firmware upgrade.




Figure B.8 Firmware Upgrade Confirmation

H Verify Firmware

Step 1. Re-establish an HTTP connection with the relay after the displayed expected upgrade time or monitor the link status with the relay and then re-establish a connection when the relay reports as online.

Step 2. Select **System > Device Features** from the left pane and verify the relay FID or BFID matches the firmware to which you expected to upgrade.

I Check Web Browser Upgrade Messages

After the firmware upgrade is completed and once you have logged back into Access Level 1 of the web server, you can check the relay self-tests by clicking **Relay Status > Self Tests** in the left pane. The following table provides messages displayed in the web browser and the message meaning.

Table B.4 Ethernet Firmware Upgrade User Messages

User Message	Relay Condition
Previous upgrade information is not available.	No previous firmware upgrade using a .zds file has occurred
Previous upgrade successful.	The previous firmware upgrade with a .zds file was successful.
Previous upgrade failed.	A previous attempt to upgrade firmware failed. Contact SEL Support if this occurs.
The file upload was successful. The device is restarting and the connection with the web server is closing to complete the firmware upgrade process. You should be able to log back into the web server within about 5 minutes.	The relay successfully received and validated the .zds file and will now load the firmware and automatically restart and enable the new firmware.
Invalid upgrade file.	The .zds file was not successfully received or validated by the relay.
Model mismatch.	The .zds file is for firmware for a different SEL-400 series relays model.
Settings modification in progress on another interface.	Settings within the relay are currently being modified through another connection.
Upgrade in progress on another interface.	A firmware upgrade is currently being performed through another connection.

J Verify Relay Settings

To verify the settings are correct for your relay, choose **Show Settings** in the left pane. Verify that these match the settings saved earlier (see *G Upload New Firmware on page B.18*). Note that calibration settings are not viewable via the web server, a terminal connection is needed to verify these settings. If the settings do not match, reenter the settings saved earlier.

K Return Relay to Service

Step 1. Follow your company procedures for returning a relay to service.

Step 2. Navigate to the Meter tabs within the relay web browser.

Step 3. Verify that the current and voltage signals are correct.

The relay is now ready for your commissioning procedure.

Method 4: Using FTP

NOTE: The relay pulses the SALARM bit and writes an entry to the relay SER log whenever a firmware upgrade is attempted over Ethernet. Monitoring this bit and reviewing the SER log can help identify possible unauthorized firmware upgrade attempts.

To upgrade firmware through use of FTP, FTP must be enabled for the Ethernet ports. SEL recommends enabling Telnet in case you need to perform any ASCII terminal commands (inputting settings, etc.). SEL recommends a software interface on your PC because it can help you visualize and simplify the file-transfer process. Become familiar with the FTP interface of your choosing prior to attempting a firmware upgrade over FTP.

Never use FTP to downgrade firmware on a relay.

A Set Port 5 Settings MAXACC and EETHFWU

To upgrade firmware by using FTP, the Port 5 settings MAXACC and EETHFWU must be set to 2 or C, and Y, respectively. If EETHFWU is set to N, upgrading firmware over an Ethernet connection is disabled. Also, if FTP anonymous logins are enabled (FTPANM := Y), the **UPGRADE** directory is hidden from FTP and Ethernet upgrades over FTP are not allowed.

B Obtain Firmware File and Rename File for FTP File Transfer

The firmware file is usually provided on a CD-ROM. Locate the firmware file on the disc. For relay firmware, the file name is of the form r*nnn*-v*y*4*xx*, where r*nnn* indicates the firmware revision number, v*y* indicates the point-release number, and 4*xx* indicates the relay type. For SELBOOT firmware, the file name is of the form s*nnn*4xx, where s*nnn* is the SELBOOT revision number and 4xx indicates that the SELBOOT version is for SEL-400 series relays. The firmware file name extensions are .s19 and .zds. Only the .zds file can be used when using FTP. Copy the .zds digitally signed firmware upgrade file to an easily accessible location on the PC.

Firmware is designed to be used with specific relays. A list of relay serial numbers is provided as part of the firmware upgrade package. The firmware provided is for use with the listed relays only. Attempts to upgrade relays not listed might not be successful and can result in relay failure.

If upgrading relay firmware, rename the provided r*nnn*-v*y*4*xx*.zds firmware upgrade file to RELAY.ZDS by right-clicking the file on your PC and selecting **Rename**. Based on FTP file transfer and relay directories, the relay must receive the file as the name RELAY.ZDS.

If upgrading SELBOOT firmware, rename the provided s3*nn*-v*y*4*xx*.zds SELBOOT upgrade file to SELBOOT.ZDS by right-clicking the file on your PC and selecting **Rename**. Because of the FTP file transfer and relay directories, the relay must receive the SELBOOT upgrade file as the name SELBOOT.ZDS.

C Remove Relay From Service

Step 1. If the relay is in use, follow your company practices for removing relays from service. Typically, these include changing settings or disconnecting external voltage sources or output contact wiring to disable relay functions.

Step 2. Apply power to the relay.

D Read IEC 61850 CID File Through Architect

Step 1. Establish an FTP connection between the relay and your computer in Architect.

Step 2. Download the CID file by using the IP address of the relay.

E Establish Communications With the Relay and Read Settings

Step 1. Establish an FTP connection between your personal computer and relay in the FTP software interface of your choosing. The username is 2AC and the password is your Access Level 2 password. FTP is used on Port 21 of the relay, so ensure in the connections window the IP address of your relay you are upgrading is correct and the FTP port is assigned to 21.

Step 2. In the FTP user interface, in the relay file list, navigate to the **SETTINGS** folder.

Step 3. Download all .TXT files stored in this folder from the relay. Note that the **SEL_ALL.TXT** file is a read-only file and cannot be sent back to the relay.

Step 4. In the relay file list menu, navigate back to the main root folder, then navigate to the **REPORTS** folder. Download all .TXT files stored in this folder from the relay.

Step 5. In the relay file list menu, navigate back to the main root folder, then navigate to the **EVENTS** folder. Download all events of interest.

F Send Firmware

Step 1. With the FTP connection established in *E Establish Communications With the Relay and Read Settings on page B.22*, in your FTP software interface, point to the renamed relay RELAY.ZDS file if upgrading relay firmware, or the renamed SELBOOT SELBOOT.ZDS upgrade file if upgrading SELBOOT firmware on your PC. On the relay side, navigate to the **UPGRADE** folder and open it.

Step 2. Send the renamed RELAY.ZDS or SELBOOT.ZDS file to the **UPGRADE** file directory folder of the relay. Select **Yes** to the overwrite question, if prompted.

NOTE: The relay automatically disables during the firmware upgrade process then enables following a successful upgrade.

Once the file is loaded to the relay, the relay verifies the file and then accepts the file if the file is verified by the keying algorithm. If the relay accepts the file, the previous firmware is removed and the new firmware is installed. It is important to note that once the relay successfully loads the new firmware, it automatically restarts and enables the firmware. During this process, you will lose the FTP connection, and you must re-establish the FTP connection if required to perform *Step 3* after approximately five minutes. The relay automatically enables after a successful firmware upgrade.

Step 3. During this upgrade process, you will lose the FTP connection, and you must re-establish the FTP connection after approximately five minutes or when the link status with the relay shows the relay online. Re-establish the FTP connection, then navigate to the relay **UPGRADE** directory and read the error file ERR.TXT. Open the .txt file on your PC and review for any error messages. If the firmware upgraded properly, no errors occurred during the upgrade process and the file is empty. If messages are contained within the file, see *Table B.4* for the error message and what the error means.

G Verify Firmware

Step 1. Establish a Telnet connection with the relay after the displayed expected upgrade time or monitor the link status with the relay and then establish a connection when the relay reports as online.

Step 2. Issue the **ID** command and verify the relay FID or BFID matches the firmware to which you expected to upgrade.

H Verify Relay Settings

Step 1. Establish the same FTP connection as identified in *E Establish Communications With the Relay and Read Settings on page B.22*.

Step 2. Navigate to the relay root directory, then the relay **SETTINGS** directory.

Step 3. Read the **UPGRADE_RPT.TXT** file from the relay. Open the .TXT file on your PC and see if there are any unexpected settings changes. Contact SEL Support (selinc.com/support/) at any time for further assistance.

I Return Relay to Service

Step 1. Follow your company procedures for returning a relay to service.

Step 2. Open a Telnet or web browser connection with the relay.

Step 3. Verify that the current and voltage signals are correct via terminal line commands (such as MET, etc.) if using a Telnet connection or metering windows via a web browser connection.

The relay is now ready for your commissioning procedure.

Verify IEC 61850 Operation (Optional)

SEL-400 series relays with optional IEC 61850 protocol require the presence of one valid CID file to enable the protocol. You should only transfer a CID file to the relay if you want to implement a change in the IEC 61850 configuration or restore the relay CID file after a firmware upgrade in which the CID file is removed. If you transfer an invalid CID file, the relay will disable the IEC 61850 protocol because it no longer has a valid configuration. To restart IEC 61850 protocol operation, you must transfer a valid CID file to the relay.

Perform the following steps to verify that the IEC 61850 protocol is still operational and if not, re-enable it. This procedure assumes that IEC 61850 was operational with a valid CID file immediately before initiating the firmware upgrade. If the IEC 61850 protocol was not configured prior to the upgrade, skip to *J Return Relay to Service on page B.11*. Refer to the *Section 17: IEC 61850 Communication* for help with IEC 61850 configuration.

Step 1. Issue the **STA**, **ID**, and **GOO** commands.

Step 2. Verify that there are no error messages regarding IEC 61850 or CID file parsing.

If the responses to the **STA**, **ID**, or **GOO** commands contain IEC 61850 or CID error messages, continue with the following steps to re-enable the IEC 61850 protocol. Otherwise, skip to *J Return Relay to Service on page B.11*.

If the IEC 61850 protocol has been disabled because of an upgrade-induced CID file incompatibility, you can use Architect to convert the existing CID file and make it compatible again.

a. Install the Architect upgrade that supports your required CID file version.

b. Run Architect, and open the project that contains the existing CID file for the relay. Use Architect to download the CID from the relay, and select **File > Download CID** in the menu bar to save the CID file.

c. If using embedded settings, create an updated .rdb file with the settings read in *I Verify Relay Settings on page B.10*. Update the reference in the **Settings Link** tab and save the new CID file.

d. In the **Project Editor** in Architect, select and right-click the CID file. Click **Send CID** to download the CID file to the relay. Download the CID file to the relay.

Upon connecting to the relay, Architect will detect the upgraded Ethernet port firmware and prompt you before converting the existing CID file to a supported version. Once converted, downloaded, and processed, the valid CID file allows the relay to re-enable the IEC 61850 protocol.

Step 3. In the Telnet session, issue the **STA**, **ID**, and **GOO** commands.

Step 4. Verify that no IEC 61850 error messages are in the **STA** or **ID** command responses.

Step 5. Verify the GOOSE transmitted and received messages are as expected.

Relays being upgraded from firmware that did not support a local-time UTC offset setting (UTCOFF) to firmware that does support the UTCOFF setting may show incorrect time stamps in Demand Metering and Breaker Monitor report data that was recorded by the relay prior to the firmware upgrade.

The time stamps shown for the Demand Metering and Breaker Monitor data recorded prior to the firmware upgrade will show UTC time plus an eight-hour local time offset, along with any applicable daylight-saving time adjustment.

This only affects time stamps recorded and stored by the relay prior to the firmware upgrade. All time stamps in Demand Metering and Breaker Monitoring following the firmware upgrade will be UTC time with the local time offset setting (UTCOFF) and daylight-saving time applied.

No other reports (Event History, Event Summary, SER, etc.) are affected.

Time-Domain Link (TiDL) Firmware Upgrade (For Relays With R3*xx* Relay FW)

NOTE: These instructions are only for TiDL relays with R3*xx* firmware that support Axion nodes.

The relay firmware will be upgraded through the standard upgrade process shown above. The TiDL interface board has its own firmware upgrade process, and the firmware for the TiDL interface board is stored on an SD card. This procedure will upgrade the TiDL interface board as well as the connected Axion modules. The firmware for the TiDL interface board can be determined by issuing the **VERSION** command in the relay (see *Figure B.9*).

```
=>>VER <ENTER>
FID=SEL-451-5-R317-V0-Z022012-D20160728
CID=FFE8
Part Number:  0451543RRC4X4H60X0XXX
Serial Number:  0000000000
SELboot:
    BFID= SLBT-4XX-R209-V0-Z001002-D20150130
    Checksum:  0000

ECB FID= R100

Mainboard:
    Code FLASH Size:   12 MB
    Data FLASH Size:   52 MB
    RAM Size:          64 MB
    EEPROM Size:      128 kB
Front Panel: not installed
Analog Inputs (provided by remote Axion Nodes):
    W:  Currents:  5 Amp
    X:  Currents:  5 Amp
    Y:  Voltage:   67 Volts
    Z:  Voltage:   67 Volts
Interface Boards:
    Board 1:  not installed
    Remote I/O:  72 inputs  48 outputs
E4 Configuration: 4
Extended Relay Features:
    IEC 61850
```

Figure B.9 EtherCAT Cal Board (ECB) FID

To upgrade the firmware, perform the following steps.

Remove From Service

Step 1. Remove the unit from service.

Step 2. Turn the unit off.

Step 3. Remove the front panel.

Upgrade

Step 1. Copy the ECB and SEL-2245 firmware .zds files from the upgrade CD to an SD card.

Step 2. Install the SD card in the SD card slot indicated in *Figure B.10*.

Step 3. Turn the unit on.

Step 4. Wait for the upgrade to complete. (See the accompanying note.)

Step 5. The LEDs located next to the SD card slot will indicate the status of the upgrade.

⚠CAUTION
Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

Note: During the upgrade of the TiDL interface board, the eight LEDs will toggle sequentially from left to right. During the remote module upgrade, the eight LEDs correspond to each port, **6A** is the left-most LED and **6H** is the right-most LED. As each module is updated, its corresponding LED blinks four times per second.

The upgrade process usually completes in less than 10 minutes. (If remote Axion modules are being upgraded and there is more than one Axion module connected to a port, the upgrade may take longer.)

The upgrade has successfully completed when all of the LEDs are either on or off (not blinking). The left four LEDs are on if the interface board upgrade succeeded; they are off if the upgrade was not necessary. The right four LEDs are on if the module upgrade succeeded; they are off if the upgrade was not necessary. If the interface board upgrade failed, the left four LEDs blink twice per second. If the module upgrade failed, the right four LEDs blink twice per second.




Figure B.10 TiDL Interface Board SD Card Slot

Recommission

Step 1. Turn the unit off.

Step 2. Remove the SD card (recommended but not required).

Step 3. Replace the front panel.

Step 4. Turn the unit on.

Step 5. Perform the TiDL commissioning process and return the unit to service.

Troubleshooting

Resolving Model Mismatch

When uploading a new firmware file to the relay, SELBOOT checks the relay model number (for example, 451, 421, 487) to ensure that the firmware being loaded into the relay is correct for the relay model. If the relay responds with `Transfer failed – Model mismatch` when a firmware download is attempted, it is because the relay model number does not match. This may be because the firmware file is not correct, or the relay model number stored in the relay memory was corrupted by an interruption of the file download.

To remedy this problem, first ensure you are sending the correct file to the relay. *Table B.2* shows the file names used for the firmware files. Verify that the model number in the firmware file matches the model of the relay being upgraded. After confirming that the file is correct, restart the relay into SELBOOT. Do this by turning the relay off and back on while holding down the front-panel left and right arrow navigation keys. The LCD will display `SELBOOT Ryyy` once the power cycle is complete. The data rate will reset to 9600 during this process. To increase the data rate to the highest speed possible on the port, type **BAU 115200 <Enter>** at the SELBOOT !> prompt (see *Figure B.7*). Switch the port communications parameters data rate to 115200 and verify the SELBOOT prompt in the terminal screen. At the SELBOOT prompt, issue a **REC OVERRIDE** command to the relay. This tells the relay to bypass the model number check at the start of the firmware upload process. Once the **REC OVERRIDE** command is issued, the firmware upload process can be continued following the procedures in *F Upload New Relay Firmware on page B.14*, starting with *Step 2 on page B.15*.

Resolving Status Failure Message Response to STA Command

If a status failure message is returned in response to the **STA** command, perform the following steps.

Step 1. Use the **ACC** and **2AC** commands with the associated passwords to enter Access Level 2.

Step 2. Type **STA C <Enter>**. Answer **Y <Enter>** to the `Reboot the relay and clear status` prompt. The relay will respond with `Rebooting the relay`. Wait for about 30 seconds, then press **<Enter>** until you see the Access Level 0 = prompt.

Step 3. Use the **ACC** command with the associated password to enter Access Level 1.

Step 4. Type **STA <Enter>**.

If there are no fail messages and you are using Method 1, click **Next** in Step 3 of 4 of the Firmware Loader and go to *I Verify Relay Settings on page B.17*.

If there are no fail messages and you are using Method 2, go to *I Verify Relay Settings on page B.17*.

If there are fail messages, continue with *Step 5*.

NOTE: Step 6 will cause the loss of settings and other important data. Be sure to retain relay settings and other data downloaded from the relay at the start of the firmware upgrade process. Relay calibration level settings will not be lost.

Step 5. Use the **2AC** command with the associated password to enter Access Level 2.

Step 6. Type **R_S <Enter>** to restore factory-default settings in the relay.

The relay asks whether to restore default settings. If the relay does not accept the **R_S** command, contact SEL for assistance.

Step 7. Type **Y <Enter>**.

The relay can take as long as two minutes to restore default settings. The relay then reinitializes, and the **ENABLED** LED illuminates. This LED is labeled either **EN** or **ENABLED**, depending on the relay model.

Step 8. Press **<Enter>** to check for the Access Level 0 = prompt indicating that serial communication is successful.

Step 9. Use the **ACC** and **2AC** commands and type the corresponding passwords to reenter Access Level 2.

Step 10. Use the **CAL** command and type the corresponding password to enter the relay Calibration settings level.

Step 11. Type **SHO C <Enter>** to verify the relay calibration settings.

If using Method 1 and the settings do not match the settings contained in the text file you recorded in *C Save Settings and Other Data on page B.12*, contact SEL for assistance.

If using Method 2 and the settings do not match the settings contained in the text file you recorded in *B Prepare the Relay on page B.12*, contact SEL for assistance.

Step 12. Use the **PAS *n*** (*n* = 0, 1, 2, B, P, A, O, C) command to set the relay passwords.

Step 13. Restore the relay settings:

a. If you have SEL-5010 Relay Assistant software or QuickSet, restore the original settings by following the instructions for the respective software.

b. If you do not have the SEL-5010 Relay Assistant software or QuickSet, restore the original settings by issuing the necessary **SET *n*** commands.

Step 14. If any failure status messages still appear on the relay display, see the Testing and Troubleshooting section in your relay instruction manual or contact SEL for assistance.

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

APPENDIX C

Cybersecurity Features

The SEL-400 series relays have a number of security features to assist users with meeting their cybersecurity design requirements.

Ports and Services

Physical Ports

SEL-400 series relays include four serial ports and as many as four Ethernet ports. Each physical serial port and Ethernet port can be individually disabled using the EPORT setting. By default, all of the ports are enabled.

SEL recommends that unused communications ports be disabled.

SEL-400 series relays with a TiDL configuration also have eight EtherCAT ports. These are always enabled, but they have a very limited functionality, as described below.

IP Ports

When using Ethernet, there are a number of possible IP ports available within the relay. Many of these IP port numbers are configurable. All IP ports can be disabled and are disabled by default. *Table C.1* describes each of these.

Table C.1 IP Port Numbers

IP Port Default	Port Selection Setting	Network Protocol	Default Port State	Port Enable Setting	Purpose
21	--	TCP	Disabled	FTPSERV	FTP protocol access for file transfer of settings and reports
23	TPORT	TCP	Disabled	ETELNET	Telnet access for general engineering terminal access
80	HTTPPOR	TCP	Disabled	EHTTP	Web server access to read various relay information
102	--	TCP	Disabled	E61850	IEC 61850 Manufacturing Message Specification (MMS) for SCADA functionality
123	SNTPPOR	UDP	Disabled	ESNTP	SNTP time synchronization
319/320	--	UDP	Disabled	EPTP	Precision Time Protocol (PTP) time synchronization
4712/ 4713	PMOTCP1/ PMOUDP1	TCP/UDP	Disabled	PMOTS1	Synchrophasor data output, session 1
4712/ 4713	PMOTCP2/ PMOUDP2	TCP/UDP	Disabled	PMOTS2	Synchrophasor data output, session 2
20000	DNPPNUM	TCP/UDP	Disabled	EDNP	DNP3 for SCADA functionality

Note that IP traffic is only supported on station bus ports, so process bus ports have no open IP ports. See *Ethernet Communications on page 15.6* for more information on these settings.

Segregating Ethernet Ports

In most modes, the enabled Ethernet ports support both IP traffic and layer 2 protocols (i.e., IEC 61850 GOOSE). If NETMODE = ISOLATEIP, then one port only permits GOOSE traffic. This allows this port to be routed outside of a security perimeter while retaining the ability to perform basic monitoring and control. See *Using Redundant Ethernet Ports on page 15.10* for more information on this mode.

EtherCAT Ports

SEL-400 series relays with a TiDL configuration have eight EtherCAT ports. These communicate with remote Axion nodes. The ports are used exclusively for exchanging analog and digital data with Axions; they will not recognize any other types of communication.

Once the system is configured and commissioned, the relay will only communicate with recognized Axions. Any other traffic on these ports will be ignored. After commissioning, the loss of communications to any configured Axion or Axion module will cause the relay to disable.

Authentication and Authorization Controls

Local Accounts

SEL-400 series relays support eight levels of access, as described in the *Access Levels and Passwords on page 3.7*. Refer to this section to learn how each level is accessed and what the default passwords are. It is good security practice to change the default passwords of each access level and to use a unique password for each level.

Relays have the capability to limit the level of access on a port basis. The MAXACC setting may be used on each port to restrict these authorization levels. This permits you to operate under the principle of "least privilege," restricting ports to the levels needed for the functions performed on those ports.

Each relay supports strong passwords of as many as 12 characters including any printable character, allowing users to select complex passwords if they so choose. SEL recommends that passwords contain a minimum of eight characters containing at least one of each of the following: lowercase letter, uppercase letter, number, and special character.

Authentication Failures

When three successive login attempts fail as a result of an incorrect password entry, the relay locks out login attempts on that port for 30 seconds. It also pulses the BADPASS Relay Word bit.

Malware Protection Features

Firmware Hash Verification

SEL provides firmware hashes as an additional tool to verify the integrity of SEL firmware upgrade files. This helps ensure that the firmware received from the factory is complete and unaltered prior to sending the firmware to the SEL device. Verify that the firmware file in your possession is a known good SEL firmware release by comparing the calculated hash value of the firmware in your possession with the hash value provided at selinc.com/products/firmware/.

Operating System/Firmware

SEL-400 series relays are embedded devices that do not allow additional software to be installed. SEL-400 series relays include a self-test that continually checks running code against the known good baseline version of code in nonvolatile memory. This process is outlined in more detail in the document titled *The SEL Process for Mitigating Malware Risk to Embedded Devices* located at selinc.com/mitigating_malware/.

SEL-400 series relays run in an embedded environment for which there is no commercial anti-virus software available.

Software/Firmware Verification

SEL-400 series relays have the ability to install firmware updates in the field. Authenticity and integrity of firmware updates can be verified by using the Firmware Hash page at selinc.com/products/firmware/.

Logging Features

Internal Log Storage

The Sequential Event Recorder (SER) log is a useful tool for capturing a variety of relay events. In addition to capturing state changes of user selected Relay Word bits, it captures all startups, settings changes, and group switches. See *Sequential Events Recorder (SER) on page 9.27* for more information about SER.

Alarm Reporting

The relay provides the following Relay Word bits that are useful for monitoring relay access:

- BADPASS—Pulses for one second if a user enters three successive bad passwords.
- ACCESS—Set while any user is logged into Access Level B or higher.
- ACCESSP—Pulses for one second whenever a user gains access to an Access Level of B or higher.
- PASSDIS—Set if the password disable jumper is installed.
- BRKENAB—Set if the breaker control enable jumper is installed.

- LINK5A, LINK5B, LINK5C, LINK5D—Set while the link is active on the respective Ethernet port. Loss-of-link can be an indication that an Ethernet cable has been disconnected.
- LNKFAIL—Set if link is lost on any active station bus port. For relays with only two Ethernet ports, LNKFAIL asserts if link is lost on either port.
- LNKFL2—Set if link is lost on the active process bus port (Ethernet 87L ports or Sampled Values (SV) ports in devices with those capabilities). Once detected, the loss of the active port on the process bus causes immediate failover if the backup port has a good data link. If this is the case, failover may occur too quickly for the SER scanner to register the assertion and deassertion of LNKFL2.

NOTE: The relay can take as long as 6 ms to detect and report the loss of link on an active port (assert LNKFAIL or LNKFL2).

These bits can be mapped for SCADA monitoring via DNP3, IEC 61850, or SEL Fast Message. They can also be added to the SER log for later analysis and assigned to output contacts for alarm purposes.

Physical Access Security

Physical security of cybersecurity assets is a common concern. Typically, relays are installed within a control enclosure that provides physical security. Other times, they are installed in boxes within the switch yard. The relay provides some tools that may be useful to help manage physical security, especially when the unit is installed in the switch yard.

You can monitor physical ingress by wiring a door sensor to one of the relay contact inputs. This input can then be mapped for SCADA monitoring or added to the SER log so that you can detect when physical access to the relay occurs.

It is also possible to wire an electronic latch to a relay contact output. You could then map this input for SCADA control.

Configuration Control Support

Product Version Information

The SEL-400 series relay firmware revision number (FID) provides the current firmware version/patch level. The FID can be obtained using the **STATUS** command.

Settings Version Information

All settings changes are logged to the SER log. Analysis of this log will let you determine if any unauthorized settings changes occurred.

The relay also stores a hash code for each settings class in the CFG.txt file. After configuring the device, you can read the CFG.txt file and store it for future reference. You can then periodically read this file from the relay and compare it to the stored reference. If any of the hash codes have changed, then you know that a settings class has been modified.

Backup and Restore

SEL-400 series relays support the export and import of settings and configuration by using ACSELERATOR QuickSet SEL-5030 Software and ACSELERATOR Architect SEL-5032 Software. Settings can also be imported and exported as files by using any file transfer mechanism.

Decommissioning

NOTE: Do not do this when sending in the relay for service at the factory. SEL needs to be able to see how the relay was configured to properly diagnose any problems.

It is often desirable to erase the settings from the relay when it is removed from service. You can completely erase all the configuration settings from the relay by using the following procedure.

Step 1. Go to Access Level 2.

Step 2. Execute the **R_S** command to restore the device to factory-default settings.

Step 3. Allow the relay to restart.

Step 4. Go to Access Level 2.

Step 5. Execute the **R_S** command again to set the backup copy of settings to factory default.

Step 6. Allow the relay to restart.

Once this procedure is complete, all internal instances of all user settings and passwords will be erased.

Vulnerability Notification Process

Security Vulnerability Process

SEL provides security disclosure alerts to customers, and SEL instruction manuals document all releases. SEL security vulnerability disclosures are described in *The SEL Process for Disclosing Security Vulnerabilities* located at selinc.com.

Emailed Security Notification

You can sign up to receive email notifications when SEL releases security vulnerability notices and service bulletins at selinc.com/support/security-notifications/.

This page intentionally left blank

Glossary

a Contact A breaker auxiliary contact (ANSI Standard Device Number 52A) that closes when the breaker is closed and opens when the breaker is open.

a Output A relay control output that closes when the output relay asserts.

b Contact A breaker auxiliary contact (ANSI Standard Device Number 52B) that opens when the breaker is closed and closes when the breaker is open.

b Output A relay control output that opens when the output relay asserts.

c Contact A breaker auxiliary contact that can be set to serve either as an a contact or as a b contact.

c Output An output with both an a output and b output sharing a common post.

3U, 4U, 5U, 6U, 7U, 9U The designation of the vertical height of a device in rack units. One rack unit, U, is approximately 1.75 inches or 44.45 mm.

A Abbreviation for amps or amperes—a unit of electrical current flow.

ABS Operator An operator in math SELOGIC control equations that provides absolute value.

AC Ripple The peak-to-peak ac component of a signal or waveform. In the station dc battery system, monitoring ac ripple provides an indication of whether the substation battery charger has failed.

Acceptance Testing Testing that confirms that the relay meets published critical performance specifications and requirements of the intended application. Such testing involves testing protection elements and logic functions when qualifying a relay model for use on the utility system.

Access Level A relay command level with a specified set of relay information and commands. Except for Access Level 0, you must have the correct password to enter an access level.

Access Level 0 The least secure and most limited access level. No password protects this level. From this level, you must enter a password to go to a higher level.

Access Level 1 A relay command level you use to monitor (view) relay information. The default access level for the relay front panel.

Access Level 2 The most secure access level where you have total relay functionality and control of all settings types.

Access Level A A relay command level you use to access all Access Level 1 and Access Level B (Breaker) functions plus Automation, Alias, Global, Front Panel, Report, Port, and DNP3 settings.

Access Level B A relay command level you use for Access Level 1 functions plus circuit breaker control and data.

Access Level O A relay command level you use to access all Access Level 1 and Access Level B (Breaker) functions plus Output, Alias, Global, Front Panel, Report, Port, and DNP3 settings.

Access Level P
A relay command level you use to access all Access Level 1 and Access Level B (Breaker) functions plus Protection, SELOGIC, Alias, Global, Group, Breaker Monitor, Front Panel, Report, Port, and DNP3 settings.

ACSELERATOR Architect SEL-5032 Software
Architect is an add-on to the QuickSet Suite that uses the IEC 61850 Substation Configuration Language to configure SEL IEDs.

ACSELERATOR QuickSet SEL-5030 Software
A Windows-based program that simplifies settings and provides analysis support.

ACSI
Abstract Communications Service Interface for the IEC 61850 protocol. Defines a set of objects, a set of services to manipulate and access those objects, and a base set of data types for describing objects.

Active Settings Group
The settings group that the relay is presently using from among six settings groups available in the relay.

ADC
Analog to Digital Converter. A device that converts analog signals into digital signals.

Admittance
The reciprocal of impedance, I/V.

Advanced Settings
Settings for customizing protection functions; these settings are hidden unless you set EADVS := Y and EGADVS := Y.

Alias
An alternative name assigned to Relay Word bits, analog quantities, default terminals, and bus-zone names.

Analog Quantities
Variables represented by such fluctuating measurable quantities as temperature, frequency, current, and voltage.

AND Operator
Logical AND. An operator in Boolean SELOGIC control equations that requires fulfillment of conditions on both sides of the operator before the equation is true.

ANSI Standard Device Numbers
A list of standard numbers used to represent electrical protection and control relays. The standard device numbers used in this instruction manual include the following:

- 21 Distance element
- 24 Volts/Hertz Element
- 25 Synchronism-check element
- 27 Undervoltage Element
- 32 Directional Elements
- 49 Thermal Element
- 50 Overcurrent Element
- 51 Inverse-Time Overcurrent Element
- 52 AC Circuit Breaker
- 59 Overvoltage Element
- 67 Definite-Time Overcurrent
- 79 Recloser
- 86 Breaker Failure Lockout
- 89 Disconnect

These numbers are frequently used within a suffix letter to further designate their application. The suffix letters used in this instruction manual include the following:

- P Phase Element
- G Residual/Ground Element
- N Neutral/Ground Element
- Q Negative-Sequence (3I2) Element

Anti-Aliasing Filter A low-pass filter that blocks frequencies too high for the given sampling rate to accurately reproduce.

Apparent Power, S Complex power expressed in units of volt-amperes (VA), kilovolt-amperes (kVA), or megavolt-amperes (MVA). Accounts for both real (P) and reactive (Q) power dissipated in a circuit: $S = P + jQ$. This is power at the fundamental frequency only; no harmonics are included in this quantity.

Arcing Resistance The resistance in the arc resulting from a power line fault.

ASCII Abbreviation for American Standard Code for Information Interchange. Defines a standard set of text characters. The relay uses ASCII text characters to communicate using front-panel and rear-panel EIA-232 serial ports on the relay and through virtual serial ports.

ASCII Terminal A terminal without built-in logic or local processing capability that can only send and receive information.

Assert To activate. To fulfill the logic or electrical requirements needed to operate a device. To set a logic condition to the true state (logical 1) of that condition. To apply a closed contact to a relay input. To close a normally open output contact. To open a normally closed output contact.

AT Modem Command Set Dialing String Standard The command language standard that Hayes Microcomputer Products, Inc. developed to control autodial modems from an ASCII terminal (usually EIA-232 connected) or a PC containing software allowing emulation of such a terminal.

Autoconfiguration The ability to determine relay type, model number, metering capability, port ID, data rate, passwords, relay elements, and other information that an IED (an SEL-2020/2030 communications processor) needs to automatically communicate with relays.

Automatic Messages Messages including status failure and status warning messages that the relay generates at the serial ports and displays automatically on the front-panel LCD.

Automatic Reclose Automatic closing of a circuit breaker after a breaker trip by a protective relay.

Automation Variables Variables that you include in automation SELOGIC control equations.

Autoreclose-Drive-to-Lockout A logical condition that drives the autoreclose function out of service with respect to a specific circuit breaker.

Autotransformer A transformer with at least two common windings.

AX-S4 MMS "Access for MMS" is an IEC 61850, UCA2, and MMS client application produced by SISCO, Inc., for real-time data integration in Microsoft Windows-based systems supporting OPC and DDE. Included with AX-S4 MMS is the interactive MMS Object Explorer for browser-like access to IEC 61850/UCA2 and MMS device objects.

Axion Another term for the SEL-2240. The Axion is an integrated, modular input/output and control solution suited for utility and industrial applications. In TiDL systems, it is used for remote data acquisition and control.

Bandpass Filter A filter that passes frequencies within a certain range and blocks all frequencies outside this range.

Bay Primary plant including disconnects, circuit breaker, CTs, PTs, power transformer, etc.

Bay Control Front-panel control (open and close) of the transformer circuit breakers and disconnects (isolators).

Best Choice Ground Directional Element Logic An SEL logic that determines the directional element that the relay uses for ground faults.

Bit Label The identifier for a particular bit.

Bit Value Logical 0 or logical 1.

Block Trip Extension Continuing the blocking signal at the receiving relay by delaying the dropout of Relay Word bit BT.

Blocking Signal Extension The blocking signal for the DCB (directional comparison blocking) trip scheme is extended by a time delay on dropout timer to prevent unwanted tripping following current reversals.

Bolted Fault A fault with essentially zero impedance or resistance between the shorted conductors.

Boolean Logic Statements Statements consisting of variables that behave according to Boolean logic operators such as AND, NOT, and OR.

Breaker Auxiliary Contact An electrical contact associated with a circuit breaker that opens or closes to indicate the breaker position. A Form A breaker auxiliary contact (ANSI Standard Device Number 52A) closes when the breaker is closed and opens when the breaker is open. A Form B breaker auxiliary contact (ANSI Standard Device Number 52B) opens when the breaker is closed and closes when the breaker is open.

Breaker-and-a-half Configuration A switching station arrangement of three circuit breakers per two circuits; the two circuits share one of the circuit breakers.

Breaker Differential Differential zone of protection configured exclusively across the tie breaker; the breaker differential protects only the area between the two tie-breaker CTs.

Buffered Report IEC 61850 IEDs can issue buffered reports of internal events (caused by trigger options data-change, quality-change, and data-update). These event reports can be sent immediately or buffered (to some practical limit) for transmission, such that values of data are not lost because of transport flow control constraints or loss of connection. Buffered reporting provides Sequence-of-Events (SOE) functionality.

Busbar Electrical junction of two or more primary circuits. For a single busbar, there could be multiple bus-zones; there can be more bus-zones than busbars, but not more busbars than bus-zones.

Bus Coupler (see also Tie Breaker)
Equipment with at least a CT and circuit breaker, connecting two busbars when the circuit breaker is closed. Disconnects of other terminals at the station (feeders, lines, etc.) are normally arranged in parallel with the bus coupler. Closing two or more disconnects of the other terminals bypasses the bus coupler, forming a connection without a circuit breaker between two or more busbars.

Busbar Protection Element
Each busbar protection elements comprise a differential element, a directional element, and a fault detection logic.

Bus Sectionalizer (see also Buscoupler)
Equipment with at least a CT and circuit breaker, connecting two busbars when the circuit breaker is closed.

Bus-Zone-to-Bus-Zone Connection Variable
SELOGIC variable stating the conditions when the relay merges two zones to form a single protection zone.

Bus-Zone (see also Protection Zone)
Area of protection formed by a minimum of two terminals.

C37.118
IEEE C37.118, Standard for Synchrophasor Measurements for Power Systems.

C37.238
IEEE C37.238, Standard Profile for Use of IEEE 1588 Precision Time Protocol in Power System Applications.

Capacitor Bank
Assembly of a number of capacitor units.

Capacitor Element
Device consisting of two electrodes separated by a dielectric.

Capacitor Unit
Assembly of a number of capacitor elements.

Category
A collection of similar relay settings.

CCVT
Capacitively coupled voltage transformer that uses a capacitive voltage divider to reduce transmission voltage to a level safe for metering and relaying devices. See CVT.

Checksum
A method for checking the accuracy of data transmission involving summation of a group of digits and comparison of this sum to a previously calculated value.

Check Zone
Protection zone formed by two or more terminals where the differential calculation is independent of the status of the disconnect auxiliary contacts.

CID
Checksum identification of the firmware.

CID File
IEC 61850 Configured IED Description file. XML file that contains the configuration for a specific IED.

Circuit Breaker Failure Logic
This logic within the relay detects and warns of failure or incomplete operation of a circuit breaker in clearing a fault or in performing a trip or close sequence.

Circuit Breaker History Report
A concise circuit breaker event history that contains as many as 128 events. This breaker history report includes circuit breaker mechanical operation times, electrical operation times, interrupted currents, and dc battery monitor voltages.

Circuit Breaker Report
A full report of breaker parameters for the most recent operation. These parameters include interrupted currents, number of operations, and mechanical and electrical operating times among many parameters.

Class The first level of the relay settings structure including Global, Group, Breaker Monitor, Port, Report, Front Panel, DNP3 settings, Protection SELOGIC control equations, Automation SELOGIC control equations, and Output SELOGIC control equations.

Cold Start Turning a system on without carryover of previous system activities.

Combined Winding Mathematical combination (in the SEL-400) of currents from two separate sets of CT on the same voltage level, typical of breaker-and-a-half busbar configurations.

Commissioning Assistant Software used during transformer commissioning that checks for typical (single-contingency) wiring errors; The software uses load current to calculate the correct matrix combinations for as many as five windings.

Commissioning Testing Testing that serves to validate all system ac and dc connections and confirm that the relay, auxiliary equipment, and SCADA interface all function as intended with your settings. Perform such testing when installing a new protection system.

Common Class Components Composite data objects that contain instances of UCA standard data types.

Common Data Class IEC 61850 grouping of data objects that model substation functions. Common Data Classes include Status information, Measured information, Controllable status, Controllable analog, Status settings, Analog settings, and Description information.

Common Inputs Relay control inputs that share a common terminal.

Common Time Delay Both ground- and phase-distance protection follow a common time delay on pickup.

Common Zone Timing Both ground- and phase-distance protection follow a common time delay on pickup.

Communications Protocol A language for communication between devices.

Communications-Assisted Tripping Circuit breaker tripping resulting from the transmission of a control signal over a communications medium.

Comparison Boolean SELOGIC control equation operation that compares two numerical values. Compares floating-point values such as currents, total counts, and other measured and calculated quantities.

Computer Terminal Emulation Software Software such as Microsoft HyperTerminal or ProComm Plus that can be used to send and receive ASCII text messages and files via a computer serial port.

COMTRADE Abbreviation for Common Format for Transient Data Exchange. The relay supports the IEEE Std C37.111–1999 and C37.111-2013, Common Format for Transient Data Exchange (COMTRADE) for Power Systems.

Conditioning Timers Timers for conditioning Boolean values. Conditioning timers either stretch incoming pulses or allow you to require that an input take a state for a certain period before reacting to the new state.

Contact Input See Control Input.

Contact Output See Control Output.

Control Input Relay inputs for monitoring the state of external circuits. Connect auxiliary relay and circuit breaker contacts to the control inputs.

Control Output Relay outputs that affect the state of other equipment. Connect control outputs to circuit breaker trip and close coils, breaker failure auxiliary relays, communications-assisted tripping circuits, and SCADA systems.

Coordination Timer A timer that delays an overreaching element so that a downstream device has time to operate.

COS Operator Operator in math SELOGIC control equations that provides the cosine function.

Counter Variable or device such as a register or storage location that either records or represents the number of times an event occurs.

Cross-country fault A cross-country fault consists of simultaneous separate single phase-to-ground faults on parallel lines.

CT Current transformer.

CT Subsidence Current Subsidence current appears as a small exponentially decaying dc current with a long time constant. This current results from the energy trapped in the CT magnetizing branch after the circuit breaker opens to clear a fault or interrupt load.

CTR Current transformer ratio.

Current Compensation Adjustment of the current signals to nullify any standing unbalance current.

Current Reversal Guard Logic Under this logic, the relay does not key the transmitter and ignores reception of a permissive signal from the remote terminal when a reverse-looking element detects an external fault.

Current Transformer Saturation The point of maximum current input to a CT; any change of input beyond the saturation point fails to produce any appreciable change in output.

CVT Capacitive voltage transformer that uses a capacitive voltage divider to reduce transmission voltage to a level safe for metering and relaying devices. See CCVT.

CVT Transient Blocking Logic that prevents transient errors on capacitive voltage transformers from causing false operation of Zone 1 mho elements.

CVT Transient Detection Logic Logic that detects transient errors on capacitive voltage transformers.

Data Attribute In the IEC 61850 protocol, the name, format, range of possible values, and representation of values being communicated.

Data Bit A single unit of information that can assume a value of either logical 0 or logical 1 and can convey control, address, information, or frame check sequence data.

Data Class In the IEC 61850 protocol, an aggregation of classes or data attributes.

Data Label The identifier for a particular data item.

Data Object In the IEC 61850 protocol, part of a logical node representing specific information (status or measurement, for example). From an object-oriented point of view, a data object is an instance of a data class.

DC Offset A dc component of fault current that results from the physical phenomenon preventing an instantaneous change of current in an inductive circuit.

DCB (Directional Comparison Blocking) A communications-assisted protection scheme. A fault occurring behind a sending relay causes the sending relay to transmit a blocking signal to a remote relay; the blocking signal interrupts the tripping circuit of the remote relay and prevents tripping of the protected line.

DCE Devices Data communications equipment devices (modems).

DCUB (Directional Comparison Unblocking) A communications-assisted tripping scheme with logic added to a POTT scheme that allows high-speed tripping of overreaching elements for a brief time during a loss of channel. The logic then blocks trip permission until the communications channel guard returns for a set time.

Deadband The range of variation an analog quantity can traverse before causing a response.

Deassert To deactivate. To remove the logic or electrical requirements needed to operate a device. To clear a logic condition to its false state (logical 0). To open the circuit or open the contacts across a relay input. To open a normally open output contact. To close a normally closed output contact.

Debounce Time The time that masks the period when relay contacts continue to move after closing; debounce time covers this indeterminate state.

Default Data Map The default map of objects and indices that the relay uses in DNP3 protocol.

Delta A phase-to-phase series connection of circuit elements, particularly voltage transformers or loads.

Demand Meter A measuring function that calculates a rolling average or thermal average of instantaneous measurements over time.

Differential Element The differential element calculates current differences across a zone of protection.

Direct Tripping Local or remote protection elements provide tripping without any additional supervision.

Directional Element The directional element determines the direction of power flow at a point in the power system.

Directional Start A blocking signal provided by reverse reaching elements to a remote terminal used in DCB communications-assisted tripping schemes. If the fault is internal (on the protected line), the directional start elements do not see the fault and do not send a blocking signal. If the fault is external (not on the protected line), the directional start elements start sending the block signal.

Directional Supervision The relay uses directional elements to determine whether protective elements operate based on the direction of a fault relative to the relay.

Disabling Time Delay A DCUB scheme timer (UBDURD) that prevents high-speed tripping following a loss-of-channel condition.

Disconnect (Isolator) Mechanical switch that isolates primary equipment such as circuit breakers from the electrical system.

Distance Calculation Smoothness — A relay algorithm that determines whether the distance-to-fault calculation varies significantly or is constant.

Distance Protection Zone — The area of a power system where a fault or other application-specific abnormal condition should cause operation of a protective relay.

DMTC Period — The time of the demand meter time constant in demand metering.

DNP (Distributed Network Protocol) — Manufacturer-developed, hardware-independent communications protocol.

Dropout Time — The time measured from the removal of an input signal until the output signal deasserts. You can set the time, in the case of a logic variable timer, or the dropout time can be a result of the characteristics of an element algorithm, as in the case of an overcurrent element dropout time.

DTE Devices — Data terminal equipment (computers, terminals, printers, relays, etc.).

DTT (Direct Transfer Trip) — A communications-assisted tripping scheme. A relay at one end of a line sends a tripping signal to the relay at the opposite end of the line.

Dumb Terminal — See ASCII terminal.

DUTT (Direct Underreaching Transfer Trip) — A communications-assisted tripping scheme. Detection of a Zone 1 fault at either end of a line causes tripping of the local circuit breaker as well as simultaneous transmission of a tripping signal to the relay at the opposite end of the line. The scheme is said to be underreaching because the Zone 1 relays at both ends of the line reach only 80 percent (typically) of the entire line length.

Dynamic Zone Selection — The process by which the currents from the CTs are assigned to or removed from the differential calculations as a function of the Boolean value (logical 0 or logical 1) of a particular SELOGIC equation.

ECB (EtherCAT Communications Board) — A circuit board mounted within the relay that has eight EtherCAT fiber connections for creating a TiDL system.

Echo — The action of a local relay returning (echoing) the remote terminal permissive signal to the remote terminal when the local breaker is open or a weak infeed condition exists.

Echo Block Time Delay — A time delay that blocks the echo logic after dropout of local permissive elements.

Echo Duration Time Delay — A time delay that limits the duration of the echoed permissive signal.

ECTT (Echo Conversion to Trip) — An element that allows a weak terminal, after satisfaction of specific conditions, to trip by converting an echoed permissive signal to a trip signal.

EEPROM — Electrically Erasable Programmable Read-Only Memory. Nonvolatile memory where relay settings, event reports, SER records, and other nonvolatile data are stored.

EHV — Extra high voltage. Voltages greater than 230 kV.

EIA-232 — Electrical definition for point-to-point serial data communications interfaces, based on the standard EIA/TIA-232. Formerly known as RS-232.

EIA-485 Electrical standard for multidrop serial data communications interfaces, based on the standard EIA/TIA-485. Formerly known as RS-485.

Electrical Operating Time Time between trip or close initiation and an open-phase status change.

Electromechanical Reset Setting of the relay to match the reset characteristics of an electromechanical overcurrent relay.

End-Zone Fault A fault at the farthest end of a zone that a relay is required to protect.

Energy Metering Energy metering provides a look at imported power, exported power, and net usage over time; measured in MWh (megawatt-hours).

Equalize Mode A procedure where substation batteries are overcharged intentionally for a preselected time to bring all cells to a uniform output.

ESD (Electrostatic Discharge) The sudden transfer of charge between objects at different potentials caused by direct contact or induced by an electrostatic field.

EtherCAT (Ethernet for Control Automation Technology) An Ethernet-based network protocol for high-speed control networks that require real-time performance and ease of network configuration.

Ethernet A network physical and data link layer defined by IEEE 802.2 and IEEE 802.3.

Event History A quick look at recent relay activity that includes a standard report header; event number, date, time, and type; fault location; maximum fault phase current; active group at the trigger instant; and targets.

Event Report A text-based collection of data stored by the relay in response to a triggering condition, such as a fault or ASCII **TRI** command. The data show relay measurements before and after the trigger, in addition to the states of protection elements, relay inputs, and relay outputs each processing interval. After an electrical system fault, use event reports to analyze relay and system performance.

Event Summary A shortened version of stored event reports. An event summary includes items such as event date and time, event type, fault location, time source, recloser shot counter, prefault and fault voltages, currents, and sequence current, and MIRRORED BITS communications channel status (if enabled).

The relay sends an event report summary (if auto-messaging is enabled) to the relay serial port a few seconds after an event.

External Fuse Fuse external to a capacitor unit (usually mounted on the unit).

EXP Operator Math SELOGIC control equation operator that provides exponentiation.

F_TRIG Falling-edge trigger. Boolean SELOGIC control equation operator that triggers an operation upon logic detection of a falling edge.

Fail-Safe Refers to an output that is open during normal relay operation and closed when relay power is removed or if the relay fails. Configure alarm outputs for fail-safe operation.

Falling Edge Transition from logical 1 to logical 0.

Fast Hybrid Control Output A control output similar to, but faster than, the hybrid control output. The fast hybrid output uses an insulated-gate bipolar junction transistor (IGBT) to

interrupt (break) high inductive dc currents and to very rapidly make and hold the current until a metallic contact operates, at which time the IGBT turns off and the metallic contact holds the current. Unlike the hybrid control output, this output is not polarity-sensitive—reversed polarity causes no misoperations.

Fast Meter SEL binary serial port command used to collect metering data with SEL relays.

Fast Operate SEL binary serial port command used to perform control with SEL relays.

Fast Message SEL binary serial port protocol used for Fast SER, Fast Message Synchrophasors, and resistance temperature detector (RTD) communications.

Fault Detection Logic Logic that distinguishes between internal and external faults.

Fault-Type Identification Selection Logic the relay uses to identify balanced and unbalanced faults (FIDS).

FID Relay firmware identification string. Lists the relay model, firmware version and date code, and other information that uniquely identifies the firmware installed in a particular relay.

Firmware The nonvolatile program stored in the relay that defines relay operation.

Flash Memory A type of nonvolatile relay memory used for storing large blocks of nonvolatile data.

Flashover A disruptive discharge over the surface of a solid dielectric in a gas or liquid.

Float High The highest charging voltage supplied by a battery charger.

Float Low The lowest charging voltage supplied by a battery charger.

Free-Form Logic Custom logic creation and execution order.

Free-Form SELOGIC Control Equations Free-form relay programming that includes mathematical operations, custom logic execution order, extended relay customization, and automated operation.

FTP File Transfer Protocol.

Function In IEC 61850, task(s) performed by the substation automation system, i.e., by application functions. Generally, functions exchange data with other functions. Details are dependent on the functions involved.

Functions are performed by IEDs (physical devices). A function may be split into parts residing in different IEDs but communicating with each other (distributed function) and with parts of other functions. These communicating parts are called logical nodes.

Function Code A code that defines how you manipulate an object in DNP3 protocol.

Functional Component Portion of a UCA GOMSFE brick dedicated to a particular function including status, control, and descriptive tags.

Fundamental Frequency The component of the measured electrical signal with a frequency equal to the normal electrical system frequency, usually 50 Hz or 60 Hz. Generally used to differentiate between the normal system frequency and any harmonic frequencies present.

Fundamental Power Power calculated with components of the measured electrical signal with a frequency equal to the normal electrical system frequency, usually 50 Hz or 60 Hz.

Fuse Device that opens the circuit in which it is connected to provide overcurrent protection.

Fuseless Capacitor Bank A capacitor bank without internal or external fuses.

Global Settings General settings including those for relay and station identifiers, number of breakers, date format, phase rotation, nominal system frequency, enables, station dc monitoring, control inputs, settings group selection, data reset controls, frequency tracking, time and date management, and current and voltage source selection.

GOMSFE Generic Object Model for Substation and Feeder Equipment; a system for presenting and exchanging IED data.

GOOSE IEC 61850 Generic Object Oriented Substation Event. GOOSE objects can quickly and conveniently transfer status, controls, and measured values among peers on an IEC 61850 network.

GPS Global Positioning System. Source of position and high-accuracy time information.

Ground Directional Element Priority The order the relay uses to select directional elements to provide ground directional decisions (relay setting ORDER).

Ground-Distance Element A mho or quadrilateral distance element the relay uses to detect faults involving ground along a transmission line.

Ground Fault Loop Impedance The impedance in a fault-caused electric circuit connecting two or more points through ground conduction paths.

Ground Overcurrent Elements Elements that operate by comparing a residual-ground calculation of the three-phase inputs with the residual overcurrent threshold setting. The relay asserts ground overcurrent elements when a relay residual current calculation exceeds ground current setting thresholds.

Ground Quadrilateral Distance Protection Ground-distance protection consisting of a four-sided characteristic on an R-X diagram.

Ground Return Resistance Fault resistance that can consist of ground path resistance typically in tower footing resistance and tree resistance.

Grounded Capacitor Bank Capacitor bank with a solid connection to ground.

Guard-Present Delay A timer that determines the minimum time before the relay reinstates permissive tripping following a loss-of-channel condition in the DCUB communications-assisted tripping scheme (relay setting GARD1D).

GUI Graphical user interface.

Harmonics Frequencies that are multiples of the frequency of the power system; 100 Hz is the second harmonic of a 50 Hz power system.

Harmonic Restraint Method by which harmonics are used to desensitize differential elements, thereby avoiding misoperations during inrush conditions.

Harmonic Blocking Method by which harmonics are used to block differential elements thereby avoiding misoperations during inrush conditions.

Hexadecimal Address A register address consisting of a numeral with an "h" suffix or a "0x" prefix.

High-Resolution Data Capture Reporting of 3 kHz low-pass analog filtered data from the power system at each event trigger or trip at high-sample rates of 8000 samples/second, 4000 samples/second, 2000 samples/second, and 1000 samples/second.

High-Speed, High-Current Interrupting Control Output A control output similar to, but faster than, the hybrid control output. The high-speed, high-current interrupting output uses an insulated-gate bipolar junction transistor (IGBT) to interrupt (break) high inductive dc currents and to very rapidly make and hold the current until a metallic contact operates, at which time the IGBT turns off and the metallic contact holds the current. Unlike the hybrid control output, this output is not polarity-sensitive—reversed polarity causes no misoperations.

HMI Human-machine interface.

Homogeneous System A power system with nearly the same angle (less than $\angle 5°$ difference) for the impedance angles of the local source, the protected line, and the remote source.

HV High voltage. System voltage greater than or equal to 100 kV and less than 230 kV.

Hybrid Control Output Contacts that use an insulated-gate bipolar junction transistor (IGBT) in parallel with a mechanical contact to interrupt (break) high inductive dc currents. The contacts can carry continuous current, while eliminating the need for heat sinking and providing security against voltage transients. These contacts are polarity-dependent and cannot be used to switch ac control signals.

IA, IB, IC Measured A-Phase, B-Phase, and C-Phase currents.

ICD File IEC 61850 IED Capability Description file. XML file that describes IED capabilities, including information on logical node and GOOSE support.

IEC 61850 Internationally standardized method of communications and integration conceived with the goal of supporting systems of multivendor IEDs networked together to perform protection, monitoring, automation, metering, and control.

IEC 61850-9-2 IEC 61850 standard that defines mapping of Sampled Values data onto ISO 8802-3.

IED Intelligent electronic device.

IEEE Institute of Electrical and Electronics Engineers, Inc.

IG Residual current, calculated from the sum of the phase currents. In normal, balanced operation, this current is very small or zero.

IGBT Insulated-gate bipolar junction transistor.

Inboard CT (bushing CT) Current transformer physically positioned in such a way that the CT is bypassed when the feeder is on transfer.

Independent Zone Timing The provision of separate zone timers for phase and ground-distance elements.

Infinite Bus A constant-voltage bus.

Input Conditioning The establishment of debounce time and assertion level.

Instance A subdivision of a relay settings class. Group settings have several subdivisions (Group 1–Group 6), while the Global settings class has one instance.

Instantaneous Meter Type of meter data presented by the relay that includes the present values measured at the relay ac inputs. The word "Instantaneous" is used to differentiate these values from the measurements presented by the demand, thermal, energy, and other meter types.

Internal Fuse Fuse inside a capacitor unit.

IP Address An identifier for a computer or device on a TCP/IP network. Networks using the TCP/IP protocol route messages based on the IP address of the destination. The format of an IP address is a 32-bit numeric address written as four numbers separated by periods. Each number can be zero to 255. For example, 1.160.10.240 could be an IP address.

IRIG-B A time-code input that the relay can use to set the internal relay clock.

ISO 8802-3 Defines Ethernet for local area and metropolitan area networks.

Jitter Time, amplitude, frequency, or phase-related abrupt, spurious variations in duration, magnitude, or frequency.

L/R Circuit inductive/resistive ratio.

LAN Local Area Network. A network of IEDs interconnected in a relatively small area, such as a room, building, or group of buildings.

Latch Bits Nonvolatile storage locations for binary information.

LED Light-emitting diode. Used as indicators on the relay front panel.

Left-Side Value LVALUE. Result storage location of a SELOGIC control equation.

Line Impedance The phasor sum of resistance and reactance in the form of positive-sequence, negative-sequence, and zero-sequence impedances of the protected line.

LMD SEL distributed port switch protocol.

LN Operator Math SELOGIC control equation operator that provides natural logarithm.

Load Encroachment The load-encroachment feature allows setting of phase overcurrent elements and phase-distance elements independent of load levels.

Local Bits The Relay Word bit outputs of local control switches that you access through the front panel of the relay. Local control switches replace traditional panel-mounted control switches.

Lockout Relay An auxiliary relay that prevents operation of associated devices until it is reset either electrically or by hand.

Logical 0 A false logic condition, dropped out element, or deasserted control input or control output.

Logical 1 A true logic condition, picked up element, or asserted control input or control output.

Logical Node In IEC 61850, the smallest part of a function that exchanges data. A logical node (LN) is an object defined by its data and methods. Each logical node represents a group of data (controls, status, measurements, etc.) associated with a particular function.

Loss of Channel Loss of guard and no permissive signal from communications gear in a DCUB (directional comparison unblocking scheme) for either two or three terminal lines.

Loss of Guard No guard signal from communications gear.

Loss of Potential Loss of one or more phase voltage inputs to the relay secondary inputs.

Low-Level Test Interface An interface that provides a means for interrupting the connection between the relay input transformers and the input processing module and allows inserting reduced-scale test quantities for relay testing.

MAC Address The Media Access Control (hardware) address of a device connected to a shared network medium, most often used with Ethernet networks.

Maintenance Testing Testing that confirms that the relay is measuring ac quantities accurately and verifies correct functioning of auxiliary equipment, scheme logic, and protection elements.

Math Operations Calculations for automation or extended protection functions.

Math Operators Operators that you use in the construction of math SELOGIC control equations to manipulate numerical values and provide a numerical base-10 result.

Maximum Dropout Time The maximum time interval following a change of input conditions between the deassertion of the input and the deassertion of the output.

Maximum/Minimum Meter Type of meter data presented by the relay that includes a record of the maximum and minimum of each value, along with the date and time that each maximum and minimum occurred.

Mechanical Operating Time Time between trip initiation or close initiation and the change in status of an associated circuit breaker auxiliary 52A normally open contacts.

Merging Unit A device that converts analog signals to digital signals and transmits them as IEC 61850-9-2 data.

Mho Characteristic A directional distance relay characteristic that plots a circle for the basic relay operation characteristic on an R-X diagram.

MIRRORED BITS Communications Patented relay-to-relay communications technique that sends internal logic status, encoded in a digital message, from one relay to the other. Eliminates the need for some communications hardware.

MMS Manufacturing messaging specification, a data exchange protocol used by UCA.

MOD Motor-operated disconnect.

Model Model of device (or component of a device) including the data, control access, and other features in UCA protocol.

Motor Running Time The circuit breaker motor running time. Depending on your particular circuit breaker, you can use the motor running time to monitor the charge time of the circuit breaker springs or the running time of the compressor motor.

MOV Metal-oxide varistor.

MVA Mega Volt-Ampere. Typical unit for expressing the capacity of a power transformer, e.g., 100MVA.

Negation Operator A SELOGIC control equation math operator that changes the sign of the argument. The argument of the negation operation is multiplied by –1.

Negative-Sequence A configuration of three-phase currents and voltages. The currents and voltages have equal magnitude and a phase displacement of 120°, and have clockwise phase rotation with current and voltage maxima that occur differently from that for positive-sequence configuration. If positive-sequence maxima occur as ABC, negative-sequence maxima occur as ACB.

Negative-Sequence Current Supervision Pickup An element allowed to operate only when a negative-sequence current exceeds a threshold.

Negative-Sequence Directional Element An element that provides directivity by the sign, plus or minus, of the measured negative-sequence impedance.

Negative-Sequence Impedance Impedance of a device or circuit that results in current flow with a balanced negative-sequence set of voltage sources.

Negative-Sequence Overcurrent Elements Elements that operate by comparing a negative-sequence calculation of the three-phase secondary inputs with negative-sequence overcurrent setting thresholds. The relay asserts these elements when a relay negative-sequence calculation exceeds negative-sequence current setting thresholds.

Negative-Sequence Voltage-Polarized Directional Element These directional elements are 32QG and 32Q. 32QG supervises the ground-distance elements and residual directional-overcurrent elements; 32Q supervises the phase-distance elements.

NEMA National Electrical Manufacturers' Association.

Neutral Impedance An impedance from neutral to ground on a device such as a generator or transformer.

No Current/Residual Current Circuit Breaker Failure Protection Logic Logic for detecting and initiating circuit breaker failure protection with a logic transition, or when a weak source drives the fault or a high-resistance ground fault occurs.

Nondirectional Start A blocking signal provided by nondirectional-overcurrent elements to a remote terminal used in DCB communications-assisted tripping schemes. The nondirectional start elements start sending the block signal.

Nonhomogeneous System A power system with a large angle difference (>5° difference) for the impedance angles of the local source, the protected line, and the remote source.

Nonvolatile Memory Relay memory that persists over time to maintain the contained data even when the relay is de-energized.

NOT Operator A logical operator that produces the inverse value.

Operate Current Differential current (vector sum) between current(s) that enter a point, and current(s) that leave that point.

OR Operator Logical OR. A Boolean SELOGIC control equation operator that compares two Boolean values and yields either a logical 1 if either compared Boolean value is logical 1 or a logical 0 if both compared Boolean values are logical 0.

OSI Open Systems Interconnect. A model for describing communications protocols. Also an ISO suite of protocols designed to this model.

Out-of-Step Blocking Blocks the operation of phase-distance elements during power swings.

Out-of-Step Tripping Trips the circuit breaker(s) during power swings.

Outboard CT Current transformer physically positioned in such a way that the CT remains in circuit when the feeder is on transfer.

Over/Underpower Elements Elements that calculate the forward and reverse power flow and compare the result against settable thresholds.

Over/Undervoltage Elements Elements that calculate the system voltage and compare the result against settable thresholds.

Over/Underfrequency Elements Elements that calculate the power system frequency and compare the result against settable thresholds.

Overlap Configuration Configuration of the tie-breaker protection whereby the area between the tie-breaker CTs are part of two bus-zones, i.e., a fault between the tie-breaker CTs is common to two bus-zones.

Override Values Test values you enter in Fast Meter, DNP3, and communications card database storage.

Parentheses Operator Math operator. Use paired parentheses to control the execution of operations in a SELOGIC control equation.

PC Personal computer.

Peak Demand Metering Maximum demand and a time stamp for phase currents, negative-sequence and zero-sequence currents, and powers. The relay stores peak demand values and the date and time these occurred to nonvolatile storage once per day, overwriting the previously stored value if the new value is larger. Should the relay lose control power, the relay restores the peak demand information saved at 23:50 hours on the previous day.

Phase-Distance Element A mho distance element the relay uses to detect phase-to-phase and three-phase faults at a set reach along a transmission line.

Phase Overcurrent Element Elements that operate by comparing the phase current applied to the secondary current inputs with the phase overcurrent setting. The relay asserts these elements when any combination of the phase currents exceeds phase current setting thresholds.

Phase Rotation The sequence of voltage or current phasors in a multiphase electrical system. In an ABC phase rotation system, the B-Phase voltage lags the A-Phase voltage by 120°, and the C-Phase voltage lags B-Phase voltage by 120°. In an ACB phase rotation system, the C-Phase voltage lags the A-Phase voltage by 120°, and the B-Phase voltage lags the C-Phase voltage by 120°.

Phase Selection Ability of the relay to determine the faulted phase or phases.

Pickup Time The time measured from the application of an input signal until the output signal asserts. You can set the time, as in the case of a logic variable timer, or the pickup time can be a result of the characteristics of an element algorithm, as in the case of an overcurrent element pickup time.

Pinout The definition or assignment of each electrical connection at an interface. Typically refers to a cable, connector, or jumper.

PMU Phasor measurement unit. A device that measures and publishes synchrophasor data.

Polarizing Memory A circuit that provides a polarizing source for a period after the polarizing quantity has changed or gone to zero.

Pole Discrepancy A difference in the open/closed status of circuit breaker poles. The relay continuously monitors the status of each circuit breaker pole to detect open or close conditions among the three poles.

Pole-Open Logic Logic that determines the conditions that the relay uses to indicate an open circuit breaker pole.

Pole Scatter Deviation in operating time between pairs of circuit breaker poles.

Port Settings Communications port settings such as Data Bits, Speed, and Stop Bits.

Positive-Sequence A configuration of three-phase currents and voltages. The currents and voltages have equal magnitude and a phase displacement of 120°. With conventional rotation in the counter-clockwise direction, the positive-sequence current and voltage maxima occur in ABC order.

Positive-Sequence Current Restraint Factor, a2 This factor compensates for highly unbalanced systems with many untransposed lines and helps prevent misoperation during CT saturation. The a2 factor is the ratio of the magnitude of negative-sequence current to the magnitude of positive-sequence current (I2/I1).

Positive-Sequence Current Supervision Pickup An element that operates only when a positive-sequence current exceeds a threshold.

Positive-Sequence Impedance Impedance of a device or circuit that results in current flow with a balanced positive-sequence set of voltage sources.

POTT (Permissive Overreaching Transfer Trip) A communications-assisted line protection scheme. At least two overreaching protective relays must receive a permissive signal from the other terminal(s) before all relays trip and isolate the protected line.

Power Factor The cosine of the angle by which phase current lags or leads phase voltage in an ac electrical circuit. Power factor equals 1.0 for power flowing to a pure resistive load.

PPS Pulse per second from a GPS receiver. Previous relays had a TIME 1k PPS input.

Primitive Name The predefined name of a quantity within the relay.

Process Bus Network bus for IED communication at the bay level.

Protection and Automation Separation Segregation of protection and automation processing and settings.

Protection Settings Group Individual scheme settings for as many as six different schemes (or instances).

Protection-Disabled State Suspension of relay protection element and trip/close logic processing and de-energization of all control outputs.

Protection Zone (also see Bus-Zone) Area of protection formed by a minimum of one bus-zone. A protection zone can include more than one bus-zone. For example, merging two bus-zones results in a single protection zone. When no bus-zones are merged, a protection zone and a bus-zone have the same meanings.

PRP Parallel Redundancy Protocol, as defined in IEC 62439-3 for network redundancy and seamless failover.

PT Potential transformer. Also referred to as a voltage transformer or VT.

PTP Precision Time Protocol, as defined in IEEE 1588 for high-accuracy clock synchronization.

PTR Potential transformer ratio.

Quadrilateral Characteristic A distance relay characteristic on an R-X diagram consisting of a directional measurement, reactance measurement, and two resistive measurements.

Qualifier Code Specifies type of range for DNP3 objects. With the help of qualifier codes, DNP3 master devices can compose the shortest, most concise messages.

R_TRIG Rising-edge trigger. Boolean SELOGIC control equation operator that triggers an operation upon logic detection of a rising edge.

RAM Random Access Memory. Volatile memory where the relay stores intermediate calculation results, Relay Word bits, and other data.

Reactance Reach The reach of a distance element in the reactive (X) direction in the R-X plane.

Real Power Power that produces actual work. The portion of apparent power that is real, not imaginary.

Reclose The act of automatically closing breaker contacts after a protective relay trip has opened the circuit breaker contacts and interrupted current through the breaker.

Relay Word Bit A single relay element or logic result. A Relay Word bit can equal either logical 1 or logical 0. Logical 1 represents a true logic condition, picked up element, or asserted control input or control output. Logical 0 represents a false logic condition, dropped out element, or deasserted control input or control output. Use Relay Word bits in SELOGIC control equations.

Remapping The process of selecting data from the default map and configuring new indices to form a smaller data set optimized to your application.

Remote Bit A Relay Word bit with a state that is controlled by serial port commands, including the **CONTROL** command, a binary Fast Operate command, DNP3 binary output operation, or a UCA control operation.

Report Settings Event report and Sequential Events Recorder (SER) settings.

Residual Current The sum of the measured phase currents. In normal, balanced operation, this current is very small or zero.

Residual Directional Overcurrent Element A residual overcurrent element allowed to operate in only the forward or reverse direction.

Residual Overcurrent Protection Overcurrent protection that operates at conditions exceeding a threshold of system unbalance ($3I_0 = I_A + I_B + I_C$).

Resistance Blinder An operate boundary in the resistive direction of a ground quadrilateral distance element.

Resistive Reach The reach of a distance element in the resistive (R) direction in the R-X plane.

Restraint Current Sum of the absolute values of current(s) entering a point, and leaving that point. Used as basis to calculate the reference (setting) value for differential elements.

Restricted Earth Fault Differential element that augments the phase differential element by providing sensitive protection against ground faults close to the neutral of a grounded-wye transformer. The element compares the phase angle of zero-sequence quantities from the transformer neutral with zero-sequence quantities from as many as five line CTs.

Retrip A subsequent act of attempting to open the contacts of a circuit breaker after the failure of an initial attempt to open these contacts.

Reverse Fault A fault operation behind a relay terminal.

Rising Edge Transition from logical 0 to logical 1, or the beginning of an operation.

RMS Root-mean-square. This is the effective value of the current and voltage measured by the relay, accounting for the fundamental frequency and higher-order harmonics in the signal.

Rolling Demand A sliding time-window arithmetic average in demand metering.

RTC Real-Time Control. A method for exchanging synchrophasor control data.

RTD Resistance Temperature Detector.

RTU Remote Terminal Unit.

RXD Received data.

SCADA Supervisory control and data acquisition.

SCD File IEC 61850 Substation Configuration Description file. XML file that contains information on all IEDs within a substation, communications configuration data, and a substation description.

SCL IEC 61850 Substation Configuration Language. An XML-based configuration language that supports the exchange of database configuration data among different software tools that can be from different manufacturers. There are four types of SCL files used within IEC 61850: CID, ICD, SCD, and SSD.

SDN Software-defined networking.

Self-Description A feature of GOMSFE in the UCA2 protocol. A master device can request a description of all of the GOMSFE models and data within the IED.

Self-Test A function that verifies the correct operation of a critical device subsystem and indicates detection of an out-of-tolerance condition. The relay has self-tests that validate the relay power supply, microprocessor, memory, and other critical systems.

SELOGIC Control Equation A relay setting that allows you to control a relay function (such as a control output) using a logical combination of relay element outputs and fixed logic outputs.

SELOGIC Expression Builder A rules-based editor within the QuickSet software program for programming SELOGIC control equations.

SELOGIC Math Variables Math calculation result storage locations.

Sequencing Timers Timers designed for sequencing automated operations.

Sequential Events Recorder A relay function that stores a record of the date and time of each assertion and deassertion of every Relay Word bit in a list that you set in the relay. A Sequential Events Recorder (SER) provides a useful way to determine the order and timing of events of a relay operation.

SER Sequential Events Recorder or the relay serial port command to request a report of the latest 1000 sequential events.

Series-Compensated Line A power line on which the addition of series capacitance compensates for excessive inductive line impedance.

Settle/Settling Time Time required for an input signal to result in an unvarying output signal within a specified range.

Shot Counter A counter that records the number of times a recloser attempts to close a circuit breaker.

Shunt Admittance The admittance resulting from the presence of a device in parallel across other devices or apparatus that diverts some current away from these devices or apparatus.

Shunt Capacitance The capacitance between a network connection and any existing ground.

Shunt Current The current that a parallel-connected high-resistance or high-impedance device diverts away from devices or apparatus.

SIN Operator Operator in math SELOGIC control equations that provides the sine function.

Single-CT Application Tie breaker with only one CT available for busbar protection.

Single-Pole Trip A circuit breaker trip operation that occurs when one pole of the three poles of a circuit breaker opens independently of the other poles.

Single Relay Application (Bus Protection) Stations with as many as 21 per-phase CTs require only one SEL-487B. Stations with more than 21 and as many as 54 per-phase CTs require three SEL-487B relays.

SIR Source-to-line impedance ratio.

SNTP Simple Network Time Protocol. A network protocol for time synchronization.

SOTF (Switch-Onto-Fault Protection Logic) Logic that provides tripping if a circuit breaker closes into a zero-voltage bolted fault, such as would happen if protective grounds remained on the line following maintenance.

Source Impedance The impedance of an energy source at the input terminals of a device or network.

SQRT Operator Math SELOGIC control equation operator that provides square root.

SSD File IEC 61850 System Specification Description file. XML file that describes the single-line diagram of the substation and the required logical nodes.

Stable Power Swing A change in the electrical angle between power systems. A control action can return the angular separation between systems to less than the critical angle.

Station Bus Network bus for IED communication between the bay and station levels.

Status Failure A severe out-of-tolerance internal operating condition. The relay issues a status failure message and enters a protection-disabled state.

Status Warning Out-of-tolerance internal operating conditions that do not compromise relay protection, yet are beyond expected limits. The relay issues a status warning message and continues to operate.

Strong Password A mix of valid password characters in a six-character combination that does not spell common words in any portion of the password. Valid password characters are numbers, upper- and lowercase alphabetic characters, "." (period), and "-" (hyphen).

Subnet Mask The subnet mask divides the local node IP address into two parts, a network number and a node address on that network. A subnet mask is four bytes of information and is expressed in the same format as an IP address.

Subsidence Current See CT subsidence current.

SV Sampled Values, as defined in Part 9-2 of IEC 61850.

SV Channel A single-phase voltage or current transmitted as an integer value containing its magnitude and phase angle.

SV Stream Multicast packets containing a fixed data set transmitted periodically. In the case of 9-2LE, SV streams contain four currents and four voltages and are transmitted at a rate of 80 samples per cycle.

Synch Reference A phasor the relay uses as a polarizing quantity for synchronism-check calculations.

Synchronism-Check Verification by the relay that system components operate within a preset frequency difference and within a preset phase angle displacement between voltages.

Synchronized Phasor A phasor calculated from data samples using an absolute time signal as the reference for the sampling process. The phasors from remote sites have a defined common phase relationship. Also known as Synchrophasor.

TAP Full-load secondary current that the relay uses to convert Ampere values to dimensionless per-unit values.

TAP Tappings on some power transformer windings, used for voltage/reactive power flow control.

TAP (Point) Point in each phase that divides the capacitor bank into two parts.

Telnet An IP for exchanging terminal data that connects a computer to a network server and allows control of that server and communication with other servers on the network.

Terminal-to-Bus-Zone Connection Variable SELOGIC variable stating the conditions when the relay considers the current input from a particular terminal in the differential calculations of a particular bus-zone.

Terminal Emulation Software Software that can be used to send and receive ASCII text messages and files via a computer serial port.

Thermal Demand Thermal demand is a continuous exponentially increasing or decreasing accumulation of metered quantities (used in demand metering).

Thermal Withstand Capability The capability of equipment to withstand a predetermined temperature value for a specified time.

Three-Phase Fault A fault involving all three phases of a three-phase power system.

Three-Pole Trip A circuit breaker operation that occurs when the circuit breaker opens all three poles at the same time.

Three-Relay Application Stations with more than 21 and as many as 54 per-phase CTs require three SEL-487B relays. Stations with as many as 21 per-phase CTs require only one SEL-487B.

Tie Breaker See Bus Coupler and Bus Sectionalizer.

Time Delay on Pickup The time interval between initiation of a signal at one point and detection of the same signal at another point.

Time Dial A control that governs the time scale of the time-overcurrent characteristic of a relay. Use the time-dial setting to vary relay operating time.

Time-Delayed Tripping Tripping that occurs after expiration of a predetermined time.

Time-Domain Link (TiDL) A technology that uses remote Axion units to provide CT and PT inputs that are communicated to the relay by using direct fiber EtherCAT connections.

Time Error A measurement of how much time an ac powered clock would be ahead or behind a reference clock, as determined from system frequency measurements.

Time-Overcurrent Element An element that operates according to an inverse relationship between input current and time, with higher current causing faster relay operation.

Time Quality An indication from a GPS clock receiver that specifies the maximum error in the time information. Defined in IEEE C37.118.

Torque Control A method of using one relay element to supervise the operation of another.

Total Clearing Time The time interval from the beginning of a fault condition to final interruption of the circuit.

Tower Footing Resistance The resistance between true ground and the grounding system of a tower.

Transformer Impedance The resistive and reactive parameters of a transformer looking in to the transformer primary or secondary windings. Use industry accepted open-circuit and short-circuit tests to determine these transformer equivalent circuit parameters.

Tree Resistance Resistance resulting from a tree in contact with a power line.

TVE Total Vector Error. A measurement of accuracy for phasor quantities that combines magnitude and angle errors into one quantity. Defined in IEEE C37.118.

TXD Transmitted data.

UCA2 Utility Communications Architecture. A network-independent protocol suite that serves as an interface for individual IEDs.

UCA 61850-9-2LE Guideline for implementation of IEC 61850-9-2 created by the UCAIug to facilitate interoperability. The guideline can be considered a subset, or profile, of the IEC 61850-9-2 standard, which defines requirements for certain parts of the standard, including data mode implementation, data set descriptions, time synchronization, transfer rates, and sampling rates. Also referred to as 9-2LE.

UCAIug Utility Communications Architecture International Users Group.

Unbalanced Current Element Element that calculates the percentage difference between the three phase currents.

Unbalanced Fault All faults that do not include all three phases of a system.

Unbuffered Report IEC 61850 IEDs can issue immediate unbuffered reports of internal events (caused by trigger options data-change, quality-change, and data-update) on a "best efforts" basis. If no association exists, or if the transport data flow is not fast enough to support it, events may be lost.

Unconditional Tripping Protection element tripping that occurs apart from conditions such as those involving communication, switch-onto-fault logic, etc.

Ungrounded Capacitor Bank Capacitor bank with no intentional connection to ground. (A bank with a PT connected between the bank's neutral point and ground is considered ungrounded.)

Unstable Power Swing A change in the electrical angle between power systems for which a control action cannot return the angular separation between systems to an angle less than the critical angle.

Untransposed Line A transmission line with phase conductors that are not regularly transposed. The result is an unbalance in the mutual impedances between phases.

User ST Region in GOOSE for user-specified applications.

VA, VB, VC Measured A-Phase-to-neutral, B-Phase-to-neutral, and C-Phase-to-neutral voltages.

VAB, VBC, VCA Measured or calculated phase-to-phase voltages.

VG Residual voltage calculated from the sum of the three phase-to-neutral voltages, if connected.

Virtual Terminal Connection A mechanism that uses a virtual serial port to provide the equivalent functions of a dedicated serial port and a terminal.

Volatile Storage A storage device that cannot retain data following removal of relay power.

Voltage Compensation Adjustment of the voltage signals to nullify any standing unbalance voltage.

VT Voltage transformer. Also referred to as a potential transformer or PT.

Warm Start The reset of a running system without removing and restoring power.

Weak Infeed Logic Logic that permits rapid tripping for internal faults when a line terminal has insufficient fault current to operate protective elements.

Winding Transformer winding, synonymous with "terminal."

Wye A phase-to-neutral connection of circuit elements, particularly voltage transformers or loads. To form a wye connection using transformers, connect the nonpolarity side of each of three voltage transformer secondaries in common (the neutral), and take phase-to-neutral voltages from each of the remaining three leads. When properly phased, these leads represent the A-Phase-, B-Phase-, and C-Phase-to-neutral voltages. This connection is frequently called 'four-wire wye,' alluding to the three phase leads plus the neutral lead.

XML Extensible Markup Language. This specification developed by the W3C (World Wide Web Consortium) is a pared-down version of SGML designed especially for web documents. It allows designers to create their own customized tags, enabling the definition, transmission, validation, and interpretation of data among applications and organizations.

Zero-Sequence A configuration of three-phase currents and voltages with currents and voltages that occur simultaneously, are always in phase, and have equal magnitude ($3I_0 = I_A + I_B + I_C$).

Zero-Sequence Compensation Factor A factor based on the zero-sequence and positive-sequence impedance of a line that modifies a ground-distance element to have the same reach as a phase-distance element.

Zero-Sequence Impedance Impedance of a device or circuit resulting in current flow when a single voltage source is applied to all phases.

Zero-Sequence Mutual Coupling Zero-sequence current in an unbalanced circuit in close proximity to a second circuit induces voltage into the second circuit. When not controlled by protection system design and relay settings, this situation can cause improper operation of relays in both systems.

Zero-Sequence Overcurrent Element Overcurrent protection that operates at conditions exceeding a threshold of system unbalance.

Zero-Sequence Voltage-Polarized Directional Element An element that provides directionality by the sign, plus or minus, of the measured zero-sequence impedance.

Z-Number That portion of the relay FID string that identifies the proper QuickSet software relay driver version and HMI driver version when creating or editing relay settings files.

Zone Time Delay Time delay associated with the forward or reverse step distance and zone protection.

This page intentionally left blank